"A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® ..."

Cheolmin Park et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5434000

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ParkBBCSVWW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ParkBBCSVWW10
Cheolmin Park, Roy Badeau, Larry Biro, Jonathan Chang, Tejpal Singh, Jim Vash, Bo Wang, Tom Wang:
A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® processor. ISSCC 2010: 180-181

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.