"Impact of Resource Sharing and Register Retiming on Area and Performance ..."

Yuko Hara-Azumi et al. (2014)

> Home

Details and statistics

DOI: 10.2197/IPSJTSLDM.7.37

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ipsj/Hara-AzumiMTHT14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipsj/Hara-AzumiMTHT14
Yuko Hara-Azumi, Toshinobu Matsuba, Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada:
Impact of Resource Sharing and Register Retiming on Area and Performance of FPGA-based Designs. IPSJ Trans. Syst. LSI Des. Methodol. 7: 37-45 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.