Fast and Low Loss Gate Driver for SiC-MOSFET
Pages 13 - 23
Abstract
This paper presents a gate driver with fast switching and low switching loss for silicon carbide-metal oxide semiconductor field effect transistors. The proposed driver consists of a very simple gate boost circuit and a speed up circuit, and so is cost-effective. Normally, conventional gate drive methods include a trade-off between switching losses and noise. The proposed gate driver can reduce switching losses without increasing surge voltage as well as voltage and current fluctuations. The proposed gate driver is able to eliminate the trade-offs in the switching characteristics.
References
[1]
Miyazaki H, Kato K. A study on soft-Switching gate drive circuit for IGBTs, National Convention Record. Institute of Electrical Engineers of Japan Industry Applications Society 1995 ;Volume 85: pp.289-292. in Japanese
[2]
Igarashi S, Takizawa S, Tabata M, Kuroki K. An active control gate drive circuit for IGBTs to realize low-noise and snubberless system. Proc IEEE ISPSD 1997 ;Volume 97: pp.69-72.
[3]
Musumeci S, Raciti A, Testa A, Galluzzo A et¿al. Switching-behavior improvement of insulated gate-controlled devices. IEEE Trans Power Electron 1997 ;Volume 12 Issue 4.
[4]
Lee HG, Lee YH, Suh BS, Hyun DS. An improved gate control scheme for snubberless operation of high power IGBTs. IEEE Industry Applications Society Annual Meeting 1997; pp.975-982.
[5]
John V, Suh BM, Lipo TA. High-performance active gate driver for high-power IGBTs. IEEE Trans Ind Appl 1999 ;Volume 35 Issue 5.
[6]
Sato H, Kimura N, Shinshu M, Inanida T. Soft gate driver SG driver for a snubber-less inverter with high withstand voltage. Conference of the Industrial Applications Division of the Institute of Electrical Engineers of Japan, p 273-274, 2000. in Japanese
[7]
Idir N, Bausiere R, Fanchaud JJ. Active gate voltage control of turn-on dr/dt and turn-off dt/dt in insulated gate transistors. IEEE Trans Power Electron 2006 ;Volume 21 Issue 4.
[8]
Onda K, Amano T, Sakano J. Development of a low-noise gate driver for an IGBT with high withstand voltage. Proceedings of the Electronic Devices and Semiconductor Power Converter Joint Conference, SPC13-133, p 49-54, 2013. in Japanese
[9]
Sato S, Zushi H, Matsui Y, Tanimoto T et¿al. High-speed switching gate driver circuit for a normally off SiC-JFET. Proceedings of the Semiconductor Power Converter Research Group 2012 ;Volume SPC12-71: pp.57-61. in Japanese
[10]
Ogawa K, Ishikawa K, Yukishi M, Kameyo N et¿al. Development of a low-surge voltage driver circuit for a SiC hybrid module. Conference of the Industrial Applications Division of the Institute of Electrical Engineers of Japan, I-173-176, 2012. in Japanese
[11]
Zushi H, Sato S, Matsui Y, Tanimoto T et¿al. Evaluation of a drive circuit for stable operation of a SiC-JFET. National Conference of the Institute of Electrical Engineers of Japan, Vol. 4, No. 143, p 251, 2011. in Japanese
[12]
Funaki K. Overview of power conversion circuits for high-speed, high-frequency switching in a SiC power device-Suppression of self-turn-on. Proceedings of the Semiconductor Converter Research Group, SPC13-115, p 39-49, 2013. in Japanese
[13]
Bohm Co., Ltd. Sic power devices and power modules application notes. No. 13103EAV01, 2013.
Index Terms
- Fast and Low Loss Gate Driver for SiC-MOSFET
Index terms have been assigned to the content through auto-classification.
Recommendations
Double p-base structure for 1.2-kV SiC trench MOSFETs with the suppression of electric-field crowding at gate oxide
AbstractWe demonstrated 1.2-kV SiC trench metal–oxide semiconductor field-effect transistors with a double p-base structure via technology computer-aided design simulations (TCAD) and verified their breakdown characteristics by performing ...
Graphical abstractDisplay Omitted
Highlights- Double p-base structure for 1.2-kV SiC trench MOSFETs with the suppression of electric-field crowding at gate oxide.
Gate-last integration on planar FDSOI for low-VTp and low-EOT MOSFETs
Graphical abstractDisplay Omitted We integrated a gate-last on high-k first on planar fully depleted SOI MOSFETs.pMOSFETs reach a low threshold voltage of VTp=-0.2V.Gate-last pMOSFETS present one decade gate current gain compared to gate first ones.The ...
A new symmetrical double gate nanoscale MOSFET with asymmetrical side gates for electrically induced source/drain
In this paper, we present the unique features exhibited by a novel double gate MOSFET in which the front gate consists of two side gates as an extension of the source/drain. The asymmetrical side gates are used to induce extremely shallow source/drain ...
Comments
Information & Contributors
Information
Published In
Publisher
John Wiley & Sons, Inc.
United States
Publication History
Published: 01 October 2016
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 06 Oct 2024
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in