Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1007/11925040_8guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Designing safe, reliable systems using scade

Published: 30 October 2004 Publication History

Abstract

As safety critical systems increase in size and complexity, the need for efficient tools to verify their reliability grows. In this paper we present a tool that helps engineers design safe and reliable systems. Systems are reliable if they keep operating safely when components fail. Our tool is at the core of the Scade Design Verifier integrated within Scade, a product developed by Esterel Technologies. Scade includes a graphical interface to build formal models in the synchronous data-flow language Lustre. Our tool automatically extends Lustre models by injecting faults, using libraries of typical failures. It allows to perform Failure Mode and Effect Analysis, which consists of verifying whether systems remain safe when selected components fail. The tool can also compute minimal combinations of failures breaking systems' safety, which is similar to Fault Tree Analysis. The paper includes successful verifications of examples from the aeronautics industry.

References

[1]
Gunnar Andersson, Per Bjesse, Byron Cook, and Ziyad Hanna. A proof engine approach to solving combinational design automation problems. In Proceedings of the 39th conference on Design automation, pages 725-730. ACM Press, 2002.
[2]
Gilles Audemard, Piergiorgio Bertoli, Alessandro Cimatti, Artur Kornilowicz, and Roberto Sebastiani. A SAT based approach for solving formulas over boolean and linear mathematical propositions. In Proceedings of the 18th International Conference on Automated Deduction, pages 195-210. Springer-Verlag, 2002.
[3]
M. Ben-Ari, A. Pnueli, and Z. Manna. The temporal logic of branching time. Acta Informatica, 20:207-226, 1983.
[4]
Pierre Bieber, Charles Castel, and Christel Seguin. Combination of fault tree analysis and model-checking for safety assessment of complex system. In Proceedings of the fourth European Dependable Computing Conference (EDCC-4), Toulouse. Springer Verlag, October 2002.
[5]
Marco Bozzano and Adolfo Villafiorita. Improving system reliability via model checking: The FSAP/NuSMV-SA safety analysis platform. In Proceedings of the 22nd International Conference on Computer Safety, Reliability and Security {SAFECOMP 2003}, September 2003.
[6]
R.E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Trans. on Computers, C-35(8):677-691, Aug. 1986.
[7]
P. Caspi, D. Pilaud, N. Halbwachs, and J. Plaice. Lustre: a declarative language for programming synchronous systems. In 14th ACM Symposium on Principles of Programming Languages, Munchen, January 1987.
[8]
Alessandro Cimatti et al. NuSMV2: an opensource tool for symbolic model checking. In Ed Brinksma and Kim Guldstrand Larsen, editors, Computer Aided Verification, volume 2404 of Lecture Notes in Computer Science, pages 359-364. Springer-Verlag, July 27-31 2002.
[9]
Edmund M. Clarke, Armin Biere, Richard Raimi, and Yunshan Zhu. Bounded model checking using satisfiability solving. Formal Methods in System Design, 19(1):7-34, 2001.
[10]
E.M. Clarke, E.A. Emerson, and A.P. Sistla. Automatic verification of finite-state concurrent systems using temporal logic specification. ACM Trans. on Programming Languages and Systems, 8(2):244-263, April 1986.
[11]
Martin Davis, George Logemann, and Donald Loveland. A machine program for theorem-proving. Commun. ACM, 5(7):394-397, 1962.
[12]
Yves Dutuit and Antoine Rauzy. Exact and truncated computations of prime implicants of coherent and non-coherent fault trees within Aralia. Reliability Engineering and System Safety, 1997.
[13]
Alain Griffault, Sylvain Lajeunesse, Gérald Point, Antoine Rauzy, Jean Pierre Signoret, and Philippe Thomas. The AltaRica language. In Proceedings of the International Conference on Safety and Reliability, ESREL'98. Balkema Publishers, June 20-24 1998.
[14]
G.J. Holzmann. The model checker SPIN. IEEE Trans. on Software Engineering, SE-23(5):279-295, May 1997.
[15]
K.L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
[16]
Y. Papadopoulos and M. Maruhn. Model-based synthesis of fault trees from Matlab-Simulink models. In Proc. International Conference on Dependable Systems and Networks, 2001, pages 77-82, 2001.
[17]
A. Pnueli. The temporal logic of programs. In Proc. 18th Annual Symp. Foundations of Computer Science, pages 46-57. IEEE, 31 October-2 November 1977.
[18]
K. Ravi and F. Somenzi. Minimal assignments for bounded model checking. In Tools and Algorithms for the Construction and Analysis of Systems: 10th International Conference. Springer-Verlag Heidelberg, April 2004.
[19]
M. Sheeran, S. Singh, and G. Stålmarck. Checking safety properties using induction and a SAT-solver. In Int. Conf. on Formal Methods in Computer-Aided Design, volume 1954, 2000.
[20]
Mary Sheeran and Gunnar Stålmarck. A tutorial on Stålmarck's proof procedure for propositional logic. In G. Gopalakrishnan and P. Windley, editors, Proceedings 2nd Intl. Conf. on Formal Methods in Computer-Aided Design, FMCAD'98, Palo Alto, CA, USA, 4-6 Nov 1998, volume 1522, pages 82-99, Berlin, 1998. Springer-Verlag.
[21]
Esterel Technologies. Scade suite do-178b qualified code generator. http://www. esterel-technologies.com/products/scade-suite/do-178b-code-generation. html.
[22]
W. E. Vesely, F. F. Goldberg, N. H. Roberts, and D. F. Haasl. Fault Tree Handbook. U. S. Nuclear Regulatory Commission, NUREG-0492, Washington DC, 1981.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
ISoLA'04: Proceedings of the First international conference on Leveraging Applications of Formal Methods
October 2004
197 pages
ISBN:3540489282
  • Editors:
  • Tiziana Margaria,
  • Bernhard Steffen

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 30 October 2004

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 16 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2023)Finding Locally Smallest Cut Sets using Max-SMTACM SIGAda Ada Letters10.1145/3591335.359133742:2(32-39)Online publication date: 5-Apr-2023
  • (2016)Behavioral complexity quantification (Becom-Q)Proceedings of the 7th International Workshop on Emerging Trends in Software Metrics10.1145/2897695.2897700(29-35)Online publication date: 14-May-2016
  • (2015)A model driven approach to data privacy verification in E-Health systemsTransactions on Data Privacy10.5555/2870503.28705068:3(273-296)Online publication date: 1-Dec-2015
  • (2014)Automated domain-specific C verification with mbeddrProceedings of the 29th ACM/IEEE International Conference on Automated Software Engineering10.1145/2642937.2642938(539-550)Online publication date: 15-Sep-2014
  • (2013)ILPcProceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems10.5555/2555729.2555749(1-10)Online publication date: 29-Sep-2013
  • (2013)Towards Formal Safety Analysis in Feature-Oriented Product Line DevelopmentRevised Selected Papers of the Third International Symposium on Foundations of Health Information Engineering and Systems - Volume 831510.1007/978-3-642-53956-5_15(217-235)Online publication date: 21-Aug-2013
  • (2013)Verification of Solid State Interlocking ProgramsRevised Selected Papers of the SEFM 2013 Collocated Workshops on Software Engineering and Formal Methods - Volume 836810.1007/978-3-319-05032-4_19(253-268)Online publication date: 23-Sep-2013
  • (2012)Automatic generation of hardware/software interfacesACM SIGPLAN Notices10.1145/2248487.215101147:4(325-336)Online publication date: 3-Mar-2012
  • (2012)Automatic generation of hardware/software interfacesACM SIGARCH Computer Architecture News10.1145/2189750.215101140:1(325-336)Online publication date: 3-Mar-2012
  • (2012)Automatic generation of hardware/software interfacesProceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems10.1145/2150976.2151011(325-336)Online publication date: 3-Mar-2012
  • Show More Cited By

View Options

View options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media