Energy Reduction Method by Compiler Optimization
Pages 672 - 683
Abstract
As nanoscale processing becomes the mainstream in IC manufacturing, the crosstalk problem rises as a serious challenge, not only for energy-efficiency and performance but also for security requirements. In this paper, we propose a register reallocation algorithm called Nearby Access based Register Reallocation (NARR) to reduce the crosstalk between instruction buses. The method includes construction of the software Nearby Access Aware Interference Graph (NAIG), using data flow analysis at assembly level, and reallocation of the registers to the software. Experimental results show that the crosstalk could be dramatically minimized, especially for 4C crosstalk, with a reduction of 80.84% in average, and up to 99.99% at most.
References
[1]
Hemalatha P and Dhanalakshmi K Cellular automata based energy efficient approach for improving security in IoT Intell. Autom. Soft Comput. 2022 32 2 811-825
[2]
Mahmoud S and Salman A Cost estimate and input energy of floor systems in low seismic regions Comput. Mater. Continua 2022 71 2 2159-2173
[3]
Maharajan M and Abirami T Energy efficient QoS aware cluster based multihop routing protocol for WSN Comput. Syst. Sci. Eng. 2022 41 3 1173-1189
[4]
Zaini HG Forecasting of appliances house in a low-energy depend on grey wolf optimizer Comput. Mater. Continua 2022 71 2 2303-2314
[5]
Bamberg L, Najafi A, and Garciaortiz A Edge effect aware low-power crosstalk avoidance technique for 3D integration Integration 2019 69 1 98-110
[6]
Chen, W., Lueh, G., Ashar, P.J., Chen, K., Cheng, B.: Register allocation for Intel processor graphics. In: Symposium on Code Generation and Optimization, pp. 352–364 (2018)
[7]
Cui, X., Ni, Y., Miao, M., Yufeng, J.: An enhancement of crosstalk avoidance code based on fibonacci numeral system for through silicon vias. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(5), 1601–1610 (2017)
[8]
Duan, C., Calle, V.H.C., Khatri, S.P.: Efficient on-chip crosstalk avoidance codec design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(4), 551–560 (2009)
[9]
Florea, A., Geliert, A.: E-learning approach of the graph coloring problem applied to register allocation in embedded systems. In: The Sixth International Conference on Innovative Computing Technology (INTECH 2016), pp. 173–178 (2016)
[10]
Gupta U and Ranganathan N A utilitarian approach to variation aware delay, power, and crosstalk noise optimization IEEE Educ. Activities Dept. 2011 19 9 1723-1726
[11]
Guthaus, M.R., Ringenberg, J., Ernst, D.J., Austin, T., Mudge, T., et al.: MiBench: a free, commercially representative embedded benchmark suite. In: The 4th Annual IEEE International Workshop on Workload Characterization (WWC 2001), pp. 3–14 (2001)
[12]
Halak, B., Yakovlev, A.: Throughput optimization for area-constrained links with crosstalk avoidance methods. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(6), 1016–1019 (2010)
[13]
Jiao H, Wang RR, and He Y Crosstalk-noise-aware bus coding with low-power ground-gated repeaters Int. J. Circuit Theory Appl. 2018 46 2 280-289
[14]
Kananizadeh S and Kononenko K Improving on linear scan register allocation Int. J. Autom. Comput. 2018 15 2 228-238
[15]
Kuo WA, Chiang YL, Hwang TT, and Wu ACH Performance-driven crosstalk elimination at postcompiler level-the case of low-crosstalk op-code assignment IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2007 26 3 564-573
[16]
Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: IEEE Symposium on Security and Privacy (SP), pp. 605–622 (2015)
[17]
Lozano, R.C., Carlsson, M., Blindell, G.H., Schulte, C.: Combinatorial register allocation and instruction scheduling. arXiv:1804.02452 (2018)
[18]
Lucas, A.H., Moraes, F.: Crosstalk fault tolerant NOC: design and evaluation. In: IFIP IEEE International Conference on Very Large Scale Integration, pp. 81–93 (2009)
[19]
Mangard S, Oswald E, and Standaert FX One for all-all for one: unifying standard differential power analysis attacks IET Inf. Secur. 2011 5 2 100-110
[20]
Moll F, Roca M, and Isern E Analysis of dissipation energy of switching digital CMOS gates with coupled outputs Microelectron. J. 2003 34 9 833-842
[21]
Mutyam M Selective shielding technique to eliminate crosstalk transitions ACM Trans. Des. Autom. Electron. Syst. (TODAES) 2009 14 3 1-43
[22]
Odaira, R., Nakaike, T., Inagaki, T., Komatsu, H., Nakatani, T.: Coloring-based coalescing for graph coloring register allocation. In: IEEE/ACM International Symposium on Code Generation & Optimization, pp. 160–169 (2010)
[23]
Ohama, Y., Yotsuyanagi, H., Hashizume, M., Higami, Y., Takahashi, H.: On selection of adjacent lines in test pattern generation for delay faults considering crosstalk effects. In: International Symposium on Communications and Information Technologies, pp. 1–5 (2017)
[24]
Park, J., Xu, X., Jin, Y., Forte, D., Tehranipoor, M.: Power-based side-channel instruction-level disassembler. In: IEEE 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), pp. 1–6 (2018)
[25]
Poletto M and Sarkar AV Linear scan register allocation ACM Trans. Program. Lang. Syst. (TOPLAS) 1999 21 5 895-913
[26]
Shirmohammadi Z, Mozafari F, and Miremadi SG An efficient numerical-based crosstalk avoidance codec design for NoCs Microprocess. Microsyst. 2017 50 1 127-137
[27]
Shirmohammadi, Z., Sabzi, H.Z.: DR: overhead efficient RLC crosstalk avoidance code. In: International Conference on Computer and Knowledge Engineering, pp. 1–6 (2018)
[28]
Su X, Wu H, and Xue J An efficient WCET-aware instruction scheduling and register Al-location approach for clustered VLIW processors ACM Trans. Embed. Comput. Syst. 2017 16 5 1-21
Index Terms
- Energy Reduction Method by Compiler Optimization
Index terms have been assigned to the content through auto-classification.
Recommendations
Energy-efficient register caching with compiler assistance
The register file is a critical component in a modern superscalar processor. It must be large enough to accommodate the results of all in-flight instructions. It must also have enough ports to allow simultaneous issue and writeback of many values each ...
A Front-end Execution Architecture for High Energy Efficiency
MICRO-47: Proceedings of the 47th Annual IEEE/ACM International Symposium on MicroarchitectureSmart phones and tablets have recently become widespread and dominant in the computer market. Users require that these mobile devices provide a high-quality experience and an even higher performance. Hence, major developers adopt out-of-order ...
An ultra-energy-efficient crosstalk-immune interconnect architecture based on multilayer graphene nanoribbons for deep-nanometer technologies
AbstractAn ultra-energy-efficient interconnect structure based on multilayer graphene nanoribbon (MLGNR) interconnects for deep-nanometer technologies is proposed herein. First, a low-swing interconnect based on MLGNRs and high-performance interface ...
Comments
Information & Contributors
Information
Published In
Jul 2022
733 pages
ISBN:978-3-031-06793-8
DOI:10.1007/978-3-031-06794-5
- Editors:
- Xingming Sun,
- Xiaorui Zhang,
- Zhihua Xia,
- Elisa Bertino
© The Author(s), under exclusive license to Springer Nature Switzerland AG 2022.
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 15 July 2022
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 13 Nov 2024
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in