Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1007/978-3-642-11802-9_8guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Exponent monte carlo for quick statistical circuit simulation

Published: 09 September 2009 Publication History

Abstract

The main goals of this article are to report an implementation and a quantitative study of Exponent Monte Carlo, an enhanced version of Monte Carlo for verifying high circuit yield in the presence of random process variations. Results on industry-grade standard cell netlists and compact models in 45nm show that EMC predicts reasonable results at least 1,000 times faster than MC.

References

[1]
Asenov, A., et al.: Advanced simulation of statistical variability and reliability in nano CMOS transistors. In: IEDM 2008 (2008).
[2]
Centurelli, F., Giancane, L., Olivieri, M., Scotti, G., Trifiletti, A.: A Statistical Model of Logic Gates for Monte Carlo Simulation Including On-Chip Variations. In: Azémard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol. 4644, pp. 516-525. Springer, Heidelberg (2007).
[3]
Dierickx, B., et al.: Propagating variability from technology to system level. In: Physics of Semiconductor Devices, Mumbai, pp. 74-79 (2007).
[4]
Hammersley, J.M., Handscomb, D.C.: Monte Carlo methods. Chapman and Hall, London (1983).
[5]
Doorn, T.S., ter Maten, E.J.W., Croon, J.A., Di Bucchianico, A., Wittich, O.: Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield. In: ESSCIRC 2008 (2008).
[6]
Hocevar, D.E., Lightner, M.R., Trick, T.N.: A Study of Variance Reduction Techniques for Estimating Circuit Yields. IEEE TCAD 2(3), 180-192 (1983).
[7]
Kahn, H., Marshall, A.W.: Methods of reducing sample size in Monte Carlo computations. J. Oper. Res. Soc. Amer. 1, 263 (1953).
[8]
Kanj, R., Joshi, R., Nassif, S.: Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In: DAC 2006 (2006).
[9]
Kanj, R., Joshi, R.V., Kuang, J.B., Kim, J., Meterelliyoz, M., Reohr, W., Nassif, S.R., Nowka, K.J.: Statistical yield analysis of silicon-on-insulator embedded DRAM. In: ISQED (2009).
[10]
Kosbar, K.L., Chang, T.F.: Conservative confidence intervals of importance sampling estimates. In: MILCOM 1992 (1992).
[11]
Kukimoto, Y., Berkelaar, M., Sakallah, K.: Static timing analysis. In: Hassoun, S., Sasao, T. (eds.) Logic Synthesis and Verification. Kluwer International Series In Engineering And Computer Science Series, vol. 654. Kluwer, Dordrecht (2002).
[12]
Matvejev, V.: Optimal Gamma in Exponent Monte Carlo Simulation of SRAM. Master's thesis, Univ. Furtwangen (2009).
[13]
Mukhopadhyay, S., Mahmoodi, H., Roy, K.: Statistical design and optimization of SRAM cell for yield enhancement. In: ICCAD 2004 (2004).
[14]
Pelgrom, M., Duinmaijer, A., Welbers, A.: Matching properties of MOS transistors. Solid-State Circuits 24(5), 1433-1439 (1989).
[15]
Singhee, A., Rutenbar, R.A.: Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application. In: DATE 2007 (2007).
[16]
Singhee, A., Singhal, S., Rutenbar, R.A.: Practical, fast Monte Carlo statistical static timing analysis: why and how. In: ICCAD 2008 (2008).

Cited By

View all
  • (2015)On the statistical memory architecture exploration and optimizationProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2755876(543-548)Online publication date: 9-Mar-2015

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
PATMOS'09: Proceedings of the 19th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
September 2009
368 pages
ISBN:3642118011
  • Editors:
  • José Monteiro,
  • René Leuken

Sponsors

  • NIRICT Design Lab: NIRICT Design Lab
  • IEEE
  • Cadence Design Systems

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 09 September 2009

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 12 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2015)On the statistical memory architecture exploration and optimizationProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2755876(543-548)Online publication date: 9-Mar-2015

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media