A power management system architecture for LF passive RFID tags
Authors: 
Fernando Paixão Cortes, Juan Pablo Brito, Everton Ghignatti, Jr., Alfredo Olmos, Fernando Chavez, Marcelo LubaszewskiAuthors Info & Claims
Fernando Paixão Cortes, Juan Pablo Brito, Everton Ghignatti, Jr., Alfredo Olmos, Fernando Chavez, Marcelo LubaszewskiAuthors Info & ClaimsPages 47 - 55
Abstract
This paper presents a low power, low voltage power management (PM) system for low-frequency passive RFID tags in a standard CMOS 0.18 µm technology. Passive tags have no internal power source but use the incoming RF energy transmitted by a transceiver to power all the circuitry inside them via a rectifier. Due to the wide variation of the rectified voltage as a function of the RF power, two stages of regulation are required: a shunt regulator working as limiter (3 V) at the rectifier output, and a LDO regulator at a tighter range of 1.15 V. Besides that, two blocks monitor the available RF power at the LDO regulated output and flag when the power is low for different tag operation modes: power-on reset during a read event, and power flag during a write event. All blocks rely on a low power resistor-less 3.5 nA current reference and a 400 mV voltage reference. Both references make use of the self cascode MOSFET structure. The complete PM system is functional with 2 µA current.
References
[1]
Finkenzeller, K. (2003). RFID handbook. Chichester: John Wiley & Sons Ltd.
[2]
Hussien, F. A., Turker, D. Z., Srinivasan, R., Mobarak, M. S., Cortes, F. P., & Sanchez-Sinencio, E. (2005). Design considerations and tradeoffs for passive RFID tags," In Proceedings of SPIE VLSI Circuits and Systems Conference. Sevilla, Spain.
[3]
Cortes, F. P., Freitas, G., Pimentel, H., Brito, J., & Chavez F. (2013). Low-power/low-voltage analog front-end for LF passive RFID tag systems. In Proceedings of 26th Symposium on Integrated Circuits and Systems Design (SBCCI). Curitiba, Brazil.
[4]
Cortes, F. P., Brito, J., Cantalice, R., Ghignatti, E., Olmos, A., Chavez, F., & Lubaszewski, M. (2014). A low-power RF/analog front-end architecture for LF passive RFID tags with dynamic power sensing. In IEEE International Conference onRFID (IEEE RFID). (pp. 60---66).
[5]
Khaw, M. K., Mohd-Yasin, F., & Reaz, M. I. (2004). Recent advances in the integrated circuit design of RFID transponder. In Proceedings of IEEE International Conference on Semiconductor Electronics - ICSE 2004. (Kuala Lumpur, Malaysia).
[6]
Balachandran, G. K., & Barnett, R. E. (2006). A 110 nA voltage regulator system with dynamic bandwidth boosting for RFID systems. IEEE Journal of Solid-State Circuits,41(9), 2019---2028.
[7]
Camacho-Galeano, E. M., Galup-Montoro, C., & Schneider, M. C. (2005). A 2-nW 1.1-V self-biased current reference in CMOS technology. IEEE Transactions on Circuits and Systems II: Express Briefs,52(2), 61---65.
[8]
Olmos, A., Brito, J. P., Ferreira F., & Chavez, F. (2014). A 2-transistor sub-1 v low power temperature compensated CMOS voltage reference. In 27th Symposium on Integrated Circuits and Systems Design (SBCCI), 2014.
[9]
Brito, J. P. M., Chavez, F., & Olmos, A. (2014). Sistema de tensão de referência compensada em temperatura e de baixíssimo consumo de potência baseada em uma estrutura SCM com transistores de diferente tensão limiar. Brazilian Patent Office,BR 10, 003547---003548.
[10]
Ahuja, B. K. (1983). An improved frequency compensation technique for CMOS operational amplifiers. IEEE Journal of Solid-State Circuits,18(6), 629---633.
[11]
Cortes, F. P., & Souza, A. (2015). Arquitetura CMOS de regulador de tensão totalmente integrável de baixo consumo, com compensação Ahuja modificada. Brazilian Patent Office,BR 10, 0151179.
- A power management system architecture for LF passive RFID tags
Recommendations
A 1.58nW power consumption and 34.45ppm/°C temperature coefficient bandgap reference (BGR) for subblocks of RFID tag
In this paper a bandgap reference (BGR) circuit irrespective of the temperature and the supply voltage variation with very low power consumption is proposed. The proportional to absolute temperature (PTAT) and complementary to absolute temperature (CTAT)...
Low-frequency passive RFID systems implementation in CMOS technology: design considerations and tradeoffs
SBCCI '11: Proceedings of the 24th symposium on Integrated circuits and systems designRadio Frequency Identification (RFID) systems are widely used in a variety of tracking, security and tagging applications. Passive low-frequency (LF) RFID systems have a large installed base, mostly used for animal tagging and supply chain applications. ...
A 2-Transistor Sub-1V Low Power Temperature Compensated CMOS Voltage Reference
SBCCI '14: Proceedings of the 27th Symposium on Integrated Circuits and Systems DesignThis paper presents the design of a CMOS sub-1V voltage reference using a 2-transistor Self-Cascode MOSFET structure able to get low power consumption, temperature compensation, and small area. An efficient design procedure applied to this simple ...
Comments
Information & Contributors
Information
Published In
Copyright © Copyright © 2015 Springer Science+Business Media New York.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 October 2015
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 08 Feb 2025