Cited By
View all- Mohtavipour SMollajafari MNaseri A(2020)A novel packet exchanging strategy for preventing HoL-blocking in fat-treesCluster Computing10.1007/s10586-019-02940-223:2(461-482)Online publication date: 1-Jun-2020
A highly efficient dynamic router for application-oriented network on chip
Authors: 
Nan Su, Huaxi Gu, Kun Wang, Xiaoshan Yu, Bowen ZhangAuthors Info & Claims
Nan Su, Huaxi Gu, Kun Wang, Xiaoshan Yu, Bowen ZhangAuthors Info & ClaimsPages 2905 - 2915
Abstract
With the number of processor cores increasing in chip multiprocessors, the network on chip becomes a reliable structure with its perfect parallel communication performance. The traditional static router suffers a bad performance because of low buffer utilization for application-oriented network on chip. In this paper, a dynamic router which can take into account the unbalanced traffic for application-oriented network on chip is proposed. The router combines the inter-port and intra-port buffer allocation mechanism, which makes efficient use of buffer resources and avoids the head of line blocking. Furthermore, the proposed router can solve the problem of unbalanced load effectively between different ports on the same router. Simulation results show that the on-chip routers balance traffic between ports and increase the buffer utilization by 21.8%, thus optimizing delay and throughput performance for application-oriented network on chip.
References
[1]
Das S, Doppa JR, Pande PP, et al. (2016) Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms. In: International Conference on Computer-Aided Design
[2]
Benini L, Micheli GD (2002) Networks on chips: a New SoC paradigm. IEEE Comput 35(1):70---78
[3]
Sharma V, Agarwal R, Gaur MS et al. (2010) ERA: an efficient routing algorithm for power throughput and latency in network-on-chip. In: Journal of Lecture Notes in Computer Science. pp 481---490
[4]
Rahmani AM, Latif K, Liljeberg P, Plosila J, Tenhunen H (2011) A stacked mesh 3D NoC architecture enabling congestion-aware and reliable inter-layer communication. In: Proceedings of International Euromicro Conference on Parallel, Distributed and Network-Based Processing. pp 423---430
[5]
Bhandarkar SM, Arabnia HR (1995) The REFINE multiprocessor: theoretical properties and algorithms. Parallel Comput 21(11):1783---1806
[6]
Arabnia HR, Smith JW (1993) A reconfigurable interconnection network for imaging operations and its implementation using a multi-stage switching box. In: Proceedings of the 7th Annual International High Performance Computing Conference. The 1993 High Performance Computing: New Horizons Supercomputing Symposium, Calgary, Alberta, Canada, June. pp 349---357
[7]
Arif Wani M, Arabnia HR (2003) Parallel edge-region-based segmentation algorithm targeted at reconfigurable multi-ring network. J Supercomput 25(1):43---63
[8]
Arabnia HR (1990) A parallel algorithm for the arbitrary rotation of digitized images using process-and-data-decomposition approach. J Parallel Distrib Comput 10(2):188---193
[9]
Bhandarkar SM, Arabnia HR (1995) The hough transform on a reconfigurable multi-ring network. J Parallel Distrib Comput 24(1):107---114
[10]
Arabnia HR (1996) Distributed stereocorrelation algorithm. In: International Journal of Computer Communications. pp 707---712
[11]
Cheng B, Fan J, Jia X et al (2013) Parallel construction of independent spanning trees and an application in diagnosis on Möbius cubes. J Supercomput 65(3):1279---1301
[12]
Liu Zhao, Fan Jianxi, Jia Xiaohua (2015) Embedding complete binary trees into parity cubes. J Supercomput 71(1):1---27
[13]
Yu Zhigang, Wang Xinyu, Shen Kele (2016) Conditional forwarding: simple flow control to increase adaptivity for fully adaptive routing algorithms. J Supercomput 72(2):639---653
[14]
Rahmani A, Latif K (2012) ARB-NET: a novel adaptive monitoring platform for stacked mesh 3D NoC architectures. In: Proceedings of International Asia and South Pacific Conference on Design Automation (ASP-DAC). pp 413---418
[15]
Noghondar, Fadakar Amir, Reshadi Midia (2015) A low-cost and latency bypass channel-based on-chip network. J Supercomput 71(10):3770---3786
[16]
Touzene Abderezak, Day Khaled (2015) All-to-all broadcasting in torus Network on chip. J Supercomput 71(7):2585---2596
[17]
Onizawa N, Matsumoto A, Funazaki T et al (2014) High-throughput compact delay-insensitive asynchronous noc router. IEEE Trans Comput 63(3):637---649
[18]
Xin L, Choy CS (2012) A low-latency NoC router with lookahead bypass. In: IEEE International Symposium on Circuits and Systems
[19]
Wang C et al (2013) Scalable load balancing congestion-aware Network-on-Chip router architecture. J Comput Syst Sci 79:421---439
[20]
Dally WJ (1990) Virtual-channel flow control. In: International Symposium on Computer Architecture (ISCA)
[21]
Evripidou M, Nicopoulos C, Soteriou V, et al. (2012) Virtualizing virtual channels for increased network-on-chip robustness and upgradeability. In: IEEE Computer Society Annual Symposium (VLSI)
[22]
Nicopoulos CA, Park D, Kim J, et al. (2006) ViChaR: a dynamic virtual channel regulator for network-on-chip routers. In: IEEE International Symposium on Microarchitecture
[23]
Matos D, Concatto C, Kreutz M et al (2011) Reconfigurable routers for low power and high performance. IEEE Transactions on Very Large Scale Integration Systems 19(11):2045---2057
[24]
Xu Y, Zhao B, Zhang Y, et al. (2010) Simple virtual channel allocation for high throughput and high frequency on-chip routers. In: International Symposium on High Performance Computer Architecture
[25]
Rahmani AM, Liljeberg P, Latif K et al. (2011) Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures, NOCS. In: Fifth ACM/IEEE International Symposium on Networks-On-Chip, Pittsburgh, Pennsylvania. pp 65---72
[26]
Ben-Itzhak Y, Cidon I, Kolodny A et al (2015) Heterogeneous NoC router architecture. IEEE Trans Parallel Distrib Syst 26(9):2479---2492
[27]
Jose J, Mahathi KV, Shankar JS, et al. (2012) TRACKER: a low overhead adaptive NoC router with load balancing selection strategy. In: IEEE/ACM International Conference on Computer-Aided Design
[28]
Oveisgharan M, Khan GN (2015) Index-based round-robin arbiter for NoC routers. In: IEEE Computer Society Annual Symposium
[29]
Tran AT, Baas BM (2014) Achieving high-performance on-chip networks with shared-buffer routers. IEEE Trans Very Large Scale Integr Syst 22(6):1391---1403
Index Terms
- A highly efficient dynamic router for application-oriented network on chip
Index terms have been assigned to the content through auto-classification.
Recommendations
An Input Buffer Architecture for On-chip Routers
ICNC '11: Proceedings of the 2011 Second International Conference on Networking and ComputingThe design of buffers in routers influences significantly on the area overhead, energy consumption as well as overall performance of the Network on Chip (NoC). In this paper, we propose an architecture that improves buffer utilization by using a shared ...
A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
ISVLSI '09: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSINetworks-on-chip (NoCs) can improve the communication bandwidth and power efficiency of multiprocessor systems-on-chip (MPSoC). However, traditional metallic interconnects consume significant amount of power to deliver even higher communication ...
Configurable network-on-chip router macrocells
This paper presents a configurable architecture for Network-on-Chip (NoC) router macrocells, and a methodology to streamline their design and configuration. The methodology addresses the typical problems experienced by design and verification engineers ...
Comments
Information & Contributors
Information
Published In
Copyright © Copyright © 2018 Springer Science+Business Media, LLC, part of Springer Nature.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 July 2018
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 04 Oct 2024
Other Metrics
Citations
Cited By
View all- Mohtavipour SMollajafari MNaseri A(2020)A novel packet exchanging strategy for preventing HoL-blocking in fat-treesCluster Computing10.1007/s10586-019-02940-223:2(461-482)Online publication date: 1-Jun-2020
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in