Simulated performance of a RISC-based multiprocessor using orthogonal-access memory
Abstract
Index Terms
- Simulated performance of a RISC-based multiprocessor using orthogonal-access memory
Recommendations
The design of a RISC based multiprocessor chip
Supercomputing '90: Proceedings of the 1990 ACM/IEEE conference on SupercomputingThis paper describes the architecture of a RISC based multiprocessor chip. The processors operate in a MIMD fashion executing parallel instruction streams generated by a parallelizing compiler for the exploitation of fine-grained parallelism. Low cost ...
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
While NAND flash memory is used in a variety of end-user devices, it has a few disadvantages, such as asymmetric speed of read and write operations, inability to in-place updates, among others. To overcome these problems, various flash-aware strategies ...
Boosting access parallelism to PCM-based main memory
ISCA'16Despite its promise as a DRAM main memory replacement, Phase Change Memory (PCM) has high write latencies which can be a serious detriment to its widespread adoption. Apart from slowing down a write request, the consequent high latency can also keep ...
Comments
Information & Contributors
Information
Published In
Publisher
Academic Press, Inc.
United States
Publication History
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in