A design of 10-bit, 10MS/s Pipelined ADC with Time-interleaved SAR
Abstract
References
Index Terms
- A design of 10-bit, 10MS/s Pipelined ADC with Time-interleaved SAR
Recommendations
An 8-bit 19MS/s low-power 0.35µm CMOS pipelined ADC for DVB-H
This paper proposes an 8b 19MHz CMOS pipelined analog-to-digital converter (ADC) for DVB-H. In order to reduce the power consumption a combination of techniques has been used, such as op-amp sharing, low-power amplifiers with gain boosting and an ...
A 1.25-GS/s 10-bit single-channel ring amplifier-based pipelined ADC in 28-nm CMOS
AbstractThis paper proposed a pipelined analog-to-digital converter (ADC) that utilizes a high-linearity input buffer and a two-step input-split fully differential ring amplifier (ringamp). The implemented input buffer based on a gain-boost cascode ...
A systematic design approach for low-power 10-bit 100MS/s pipelined ADC
A systematic design approach for low-power 10-bit, 100MS/s pipelined analog-to-digital converter (ADC) is presented. At architectural level various per-stage-resolution are analyzed and most suitable architecture is selected for designing 10-bit, 100MS/...
Comments
Information & Contributors
Information
Published In
Publisher
Elsevier Science Publishers B. V.
Netherlands
Publication History
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in