article

Formal analysis of a hardware dynamic task dispatcher with CADP

Authors:

Etienne Lantreibecq,

Wendelin SerweAuthors Info & Claims

Science of Computer Programming, Volume 80

Pages 130 - 149

https://doi.org/10.1016/j.scico.2013.01.003

Published: 01 February 2014 Publication History

Abstract

The complexity of multiprocessor architectures for mobile multimedia applications renders their validation challenging. In addition, to provide the necessary flexibility, a part of the functionality is realized by software. Thus, a formal model has to take into account both hardware and software. In this article we report on the use of the CADP toolbox for the formal modeling and analysis of the DTD (Dynamic Task Dispatcher), a complex hardware block of an industrial hardware architecture developed by STMicroelectronics. The formal LNT model developed by an industry engineer was appropriate to discuss implementation details with the architect and enabled model-checking temporal properties expressed in MCL, which discovered a possible problem. We investigated the existence of the problem in the architect's C++ model using co-simulation of the C++ and the formal LNT models.

References

[1]

H. Garavel, F. Lang, R. Mateescu, W. Serwe, CADP 2011: A Toolbox for the Construction and Analysis of Distributed Processes, International Journal on Software Tools for Technology Transfer (STTT). http://dx.doi.org/10.1007/s10009-012-0244-z.

[2]

D. Champelovier, X. Clerc, H. Garavel, Y. Guerte, C. McKinty, V. Powazny, F. Lang, W. Serwe, G. Smeding, Reference manual of the LOTOS NT to LOTOS translator (version 5.1), INRIA/VASY, 117 pages (Dec. 2010).

[3]

H. Garavel, M. Sighireanu, Towards a second generation of formal description techniques-rationale for the design of e-lotos, in: J.-F. Groote, B.¿Luttik, J.¿Wamel (Eds.), Proceedings of the 3rd International Workshop on Formal Methods for Industrial Critical Systems FMICS'98 (Amsterdam, The Netherlands), CWI, Amsterdam, 1998, pp. 187-230, invited lecture.

[4]

Garavel, H. and Thivolle, D., Verification of gals systems by combining synchronous languages and process calculi. In: Pasareanu, C. (Ed.), Lecture Notes in Computer Science, vol. 5578. Springer Verlag. pp. 241-260.

[5]

Garavel, H., Viho, C. and Zendri, M., System design of a cc-numa multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation. Springer International Journal on Software Tools for Technology Transfer (STTT). v3 i3. 314-331.

[6]

ISO/IEC, Lotos - a formal description technique based on the temporal ordering of observational behaviour, International Standard 8807, International Organization for Standardization - Information Processing Systems - Open Systems Interconnection, Genève (Sep. 1989).

[7]

Lantreibecq, E. and Serwe, W., Model checking and co-simulation of a dynamic task dispatcher circuit using CADP. In: Salaün, G., Schätz, B. (Eds.), Lecture Notes in Computer Science, vol. 6959. Springer Verlag. pp. 180-195.

[8]

STMicroelectronics/CEA, Platform 2012: A Many-core programmable accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology, http://www.2parma.eu/images/stories/p2012_whitepaper.pdf (Nov. 2010).

[9]

Bernstein, A.~J., Analysis of programs for parallel processing. IEEE Transactions on Electronic Computers. vEC-15 i5. 757-763.

[10]

ISO/IEC, Enhancements to lotos (e-lotos), International Standard 15437:2001, International Organization for Standardization - Information Technology, Genève (Sep. 2001).

[11]

Mateescu, R. and Thivolle, D., A model checking language for concurrent value-passing systems. In: Cuellar, J., Maibaum, T., Sere, K. (Eds.), Lecture Notes in Computer Science, vol. 5014. Springer Verlag. pp. 148-164.

[12]

Queille, J.-P. and Sifakis, J., Fairness and related properties in transition systems - a temporal logic to deal with fairness. Acta Informatica. v19. 195-220.

[13]

Jard, C. and Jéron, T., Tgv: Theory, principles and algorithms - a tool for the automatic synthesis of conformance test cases for non-deterministic reactive systems. Springer International Journal on Software Tools for Technology Transfer (STTT). v7 i4. 297-315.

[14]

Belinfante, A.~F.~E., JTorX: a tool for on-line model-driven test derivation and execution. In: Lecture Notes in Computer Science, vol. 6015. Springer Verlag. pp. 266-270.

[15]

H. Garavel, J. Sifakis, Compilation and verification of lotos specifications, in: L.¿Logrippo, R.¿L. Probert, H.¿Ural (Eds.), Proceedings of the 10th International Symposium on Protocol Specification, Testing and Verification (Ottawa, Canada), IFIP, 1990, pp. 379-394.

[16]

Garavel, H. and Serwe, W., State space reduction for process algebra specifications. Theoretical Computer Science. v351 i2. 131-145.

Cited By

Mateescu RWijs A(2018)Property-dependent reductions adequate with divergence-sensitive branching bisimilarityScience of Computer Programming10.1016/j.scico.2014.04.00496:P3(354-376)Online publication date: 31-Dec-2018
https://dl.acm.org/doi/10.1016/j.scico.2014.04.004
Gregorio-Rodríguez CLlana LMartínez-Torres RWainwright RCorchado JBechini AHong J(2015)Extending mCRL2 with ready simulation and iocos input-output conformance simulationProceedings of the 30th Annual ACM Symposium on Applied Computing10.1145/2695664.2695853(1781-1788)Online publication date: 13-Apr-2015
https://dl.acm.org/doi/10.1145/2695664.2695853

Recommendations

Formal verification of ASMs using MDGs

We present a framework for the formal verification of abstract state machine (ASM) designs using the multiway decision graphs (MDG) tool. ASM is a state based language for describing transition systems. MDG provides symbolic representation of transition ...
Formal verification in hardware design: a survey

In recent years, formal methods have emerged as an alternative approach to ensuring the quality and correctness of hardware designs, overcoming some of the limitations of traditional validation techniques such as simulation and testing.

There are two ...
Industrial Strength Formal Verification Techniques for Hardware Designs
VLSID '97: Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications

The past decade has seen tremendous progress in the application of formal methods for hardware design and verification. While a number of different techniques based on BDDs, symbolic simulation, special-purpose decision procedures, model checking, and ...

Comments

Information & Contributors

Information

Published In

cover image Science of Computer Programming

Science of Computer Programming Volume 80, Issue

February, 2014

207 pages

ISSN:0167-6423

Issue’s Table of Contents

Copyright © Elsevier B.V. © 2013.

Publisher

Elsevier North-Holland, Inc.

United States

Publication History

Published: 01 February 2014

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Mateescu RWijs A(2018)Property-dependent reductions adequate with divergence-sensitive branching bisimilarityScience of Computer Programming10.1016/j.scico.2014.04.00496:P3(354-376)Online publication date: 31-Dec-2018
https://dl.acm.org/doi/10.1016/j.scico.2014.04.004
Gregorio-Rodríguez CLlana LMartínez-Torres RWainwright RCorchado JBechini AHong J(2015)Extending mCRL2 with ready simulation and iocos input-output conformance simulationProceedings of the 30th Annual ACM Symposium on Applied Computing10.1145/2695664.2695853(1781-1788)Online publication date: 13-Apr-2015
https://dl.acm.org/doi/10.1145/2695664.2695853

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents