article

A real-time embedded architecture for SIFT

Authors:

Zhiguo CaoAuthors Info & Claims

Journal of Systems Architecture: the EUROMICRO Journal, Volume 59, Issue 1

Pages 16 - 29

https://doi.org/10.1016/j.sysarc.2012.09.002

Published: 01 January 2013 Publication History

Abstract

SIFT has shown a great success in various computer vision applications. However, its large computational complexity has been a challenge to most embedded implementations. This paper presents a low-cost embedded system based on a new architecture that successfully integrates FPGA and DSP. It optimizes the FPGA architecture for the feature detection step of SIFT to reduce the resource utilization, and optimizes the implementation of the feature description step using a high-performance DSP. Due to this novel design, this system can detect SIFT feature and extract SIFT descriptor for detected features in real-time. Extensive experiments demonstrate its effectiveness and efficiency.

References

[1]

D. G. Lowe, Object recognition from local scale invariant features, in: International Conference of Computer Vision, 1999, pp. 1150-1157.

[2]

Lowe, D.G., Distinctive image features from scale-invariant keypoints. International Journal of Computer Vision. v60 i2. 91-110.

[3]

Bonato, V., Marques, E. and Constantinides, G.A., A parallel hardware architecture for scale and rotation invariant feature detection. IEEE Transaction on Circuits and System for Video Technology. v18 i12. 1703-1712.

[4]

Yang, M., Crenshaw, J., Augustine, B., Mareachen, R. and Wu, Y., AdaBoost-based face detection for embedded systems. Computer Vision and Image Understanding. v114 i11. 1116-1125.

[5]

López-Lagunas, A. and Chai, S., Streaming data movement for real-time image analysis. Journal of Signal Processing System. v62 i1. 29-42.

[6]

H. Harris, M.J. Stephens, A combined corner and edge detector, in: Proceedings of The Fourth Alvey Vision Conference, 1988, pp. 147-152.

[7]

J. Shi, C. Tomasi, Good features to track, in: Proceedings of IEEE Conference of Computer Vision and Pattern Recognition, 1994, pp. 593-600.

[8]

Shokoufandeh, A., Marsic, I. and Dickinson, S.J., View-based object recognition using saliency maps. Image and Vision Computing. v17 i5-6. 445-460.

[9]

Mikolajczyk, K. and Schmid, C., Scale and affine invariant interest point detectors. International Journal of Computer Vision. v60 i1. 63-86.

[10]

Y. Ke, R. Sukthankar, Pca-sift: A more distinctive representation for local image descriptors, in: Proceedings of IEEE Conference of Computer Vision and Pattern Recognition, 2004, pp. 506-513.

[11]

M. Grabner, H. Grabner, H. Bischof, Fast approximated sift, in: Proceedings of Asian Conference of Computer Vision, 2006, pp. 918-927.

[12]

Bay, H., Ess, A., Tuytelaars, T. and Van Gool, L., Speeded up Robust Features (SURF). Computer Vision and Image Understanding. v110 i3. 346-359.

[13]

K. Dermitzakis, Supervisor: E. McKenzie, A GPU implementation of the SIFT algorithm: An MSc Project Proposal, Available from: <www.inf.ed.ac.uk/events/jamboree/2007/Posters/k-dermitzakis.pdf>.

[14]

Sinha, S.N., Frahm, J.-M., Pollefeys, M. and Genc, Y., GPU-based video feature tracking and matching, Technical Report TR 06-012. 2006. Department of Computer Science, UNC Chapel Hill, May.

[15]

S. Heymann, K. Muller, A. Smolic, B. Froehlich, T. Wiegand, SIFT implementation and optimization for general-purpose GPU, in: Proceedings of the WSCG'07, January 2007.

[16]

J. Qiu, T. Huang, T. Ikenaga, Hardware accelerator for feature point detection part in SIFT algorithm & corresponding hardware-friendly modification, in: Workshop on Synthetic and System Integration of Mixed Information Technology, 2009, pp. 213-218.

[17]

J. Qiu, T. Huang, Y. Huang, T. Ikenaga, A hardware accelerator with variable pixel representation & skip mode prediction for feature point detection part of SIFT algorithm, in: IAPR Conference on Machine Vision Application, Tokyo, Japan, May. 2009.

[18]

J. Qiu, T. Huang, T. Ikenaga, A FPGA-based dual-pixel processing pipelined hardware accelerator for feature point detection part in SIFT, in: International Joint Conference on INC, IMS and IDC, 2009, pp. 1668-1675.

Digital Library

[19]

Y.-M. Lin, C.-H. Yeh, S.-H. Yen; C.-H. Ma, P.-Y. Chen, C.-C.J. Kuo, Efficient VLSI design for SIFT feature description, in: International Symposium on Next-Generation Electronics, 2010, pp. 48-51.

[20]

Bonato, V., Marques, E. and Constantinides, G.A., A parallel hardware architecture for image feature detection. Reconfigurable Computing: Architectures, Tools and Applications. v4943. 137-148.

[21]

S. H.-K. Ng, P. Jasiobedzki, T.-J. Moyung, Vision based modeling and localization for planetary exploration rovers, in: Proceedings of 55th International Astronautical Congress, 2004, pp. 1-11.

[22]

L. Yao, H. Feng, Y. Zhu, Z. Jiang, D. Zhao, W. Feng, An architecture of optimized SIFT feature detection for an FPGA implementation of an image matcher, in: Proceedings of International Conference on Field-Programmable Technology, 2009, pp. 30-37.

[23]

D. Chati, F. Muhlbauer, T. Braun, C. Bobda, K. Berns, Hardware/software co-design of a key point detector on FPGA, in: Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, 2007, pp. 355-356.

[24]

D. Kim, K. Kim, J.-Y. Kim, S. Lee, H.-J. Yoo, An 81.6 gops object recognition processor based on noc and visual image processing memory, in: Proceedings of IEEE Custom Integrated Circuits Conference, 2007, pp. 443-446.

[25]

Mikolajczyk, K. and Schmid, C., A performance evaluation of local descriptors. IEEE Transaction on Pattern Analysis and Machine Intelligence. v27 i10. 1615-1630.

[26]

R. Hess, SIFT Feature Detector (Source Code) 2007. Available from: <http://web.engr.oregonstate.edu/>.

[27]

Mitra, S.K., Digital Signal Processing: A Computer Based Approach. 2004. third ed. McGraw-Hill, New York.

[28]

S. Beis, D.G. Lowe, Shape indexing using approximate nearest-neighbour search in high-dimensional spaces, in: Proceedings of IEEE Conference of Computer Vision and Pattern Recognition, 1997, pp. 1000-1006.

[29]

Chang, L., Hernández-Palancar, J., Sucar, L.E. and Arias-Estrada, M., FPGA-based detection of SIFT interest keypoints. Machine Vision and Applications. 1-22.

[30]

K. Mizuno, H. Noguchi, G. He, Y. Terachi, T. Kamino, H. Kawaguchi, M. Yoshimoto, Fast and low-memory-bandwidth architecture of SIFT descriptor generation with scalability on speed and accuracy for VGA video, in: International Conference on Field Programmable Logic and Applications (FPL), 2010, pp. 608-611.

[31]

Mizuno, K., Noguchi, H., He, G., Terachi, Y., Kamino, T., Fujinaga, T., Izumi, S., Ariki, Y., Kawaguchi, H. and Yoshimoto, M., A low power real-time SIFT descriptor generation engine for full HDTV video recognition. IEICE Transactions on Electronics. v94 i4. 448-457.

Cited By

Fan ZHao YZhi TGuo QDu Z(2023)Hardware Acceleration for SLAM in Mobile SystemsJournal of Computer Science and Technology10.1007/s11390-021-1523-538:6(1300-1322)Online publication date: 1-Dec-2023
https://dl.acm.org/doi/10.1007/s11390-021-1523-5
Peng ZWu JZhang YLin X(2021)A high-speed feature matching method of high-resolution aerial imagesJournal of Real-Time Image Processing10.1007/s11554-020-01012-818:3(705-722)Online publication date: 1-Jun-2021
https://dl.acm.org/doi/10.1007/s11554-020-01012-8
Boonthep NChamnongthai KPhensadsaeng P(2020)H.264 Video Coding-Based Motion Estimation Architecture for Video Broadcasting from a StudioWireless Personal Communications: An International Journal10.1007/s11277-020-07557-y115:4(2851-2874)Online publication date: 9-Jun-2020
https://dl.acm.org/doi/10.1007/s11277-020-07557-y
Show More Cited By

A real-time embedded architecture for SIFT
1. Computer systems organization

Recommendations

SIFT Keypoint Descriptor Matching Algorithm: A Fully Pipelined Accelerator on FPGA(Abstract Only)
FPGA '18: Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

Scale Invariant Feature Transform (SIFT) algorithm is one of the classical feature extraction algorithms that is well known in Computer Vision. It consists of two stages: keypoint descriptor extraction and descriptor matching. SIFT descriptor matching ...
FPGA real time synthesis of simplified SIFT algorithm
ICDSC '18: Proceedings of the 12th International Conference on Distributed Smart Cameras

This work presents an all-hardware real time implementation of the SIFT algorithm. The implementation exploits pipeline structures both in the keypoint extraction and in the descriptor generation stages to achieve real time requirements. To allow a ...
Fully pipelined FPGA-based architecture for real-time SIFT extraction

A fully pipelined FPGA-based architecture for real-time SIFT detector and descriptor is proposed.Each descriptor vector is extracted in one clock cycle, i.e. 46 ns considering Cyclone IV technology.The overall frame rate is independent of the number of ...

Comments

Information & Contributors

Information

Published In

Copyright © Elsevier B.V. © 2012.

Publisher

Elsevier North-Holland, Inc.

United States

Publication History

Published: 01 January 2013

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 16 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Fan ZHao YZhi TGuo QDu Z(2023)Hardware Acceleration for SLAM in Mobile SystemsJournal of Computer Science and Technology10.1007/s11390-021-1523-538:6(1300-1322)Online publication date: 1-Dec-2023
https://dl.acm.org/doi/10.1007/s11390-021-1523-5
Peng ZWu JZhang YLin X(2021)A high-speed feature matching method of high-resolution aerial imagesJournal of Real-Time Image Processing10.1007/s11554-020-01012-818:3(705-722)Online publication date: 1-Jun-2021
https://dl.acm.org/doi/10.1007/s11554-020-01012-8
Boonthep NChamnongthai KPhensadsaeng P(2020)H.264 Video Coding-Based Motion Estimation Architecture for Video Broadcasting from a StudioWireless Personal Communications: An International Journal10.1007/s11277-020-07557-y115:4(2851-2874)Online publication date: 9-Jun-2020
https://dl.acm.org/doi/10.1007/s11277-020-07557-y
Azimi EBehrad AGhaznavi-Ghoushchi MShanbehzadeh J(2019)A fully pipelined and parallel hardware architecture for real-time BRISK salient point extractionJournal of Real-Time Image Processing10.1007/s11554-017-0693-416:5(1859-1879)Online publication date: 1-Oct-2019
https://dl.acm.org/doi/10.1007/s11554-017-0693-4
Qasaimeh MSaleh HMohammad BTekeste TIsmail M(2019)A novel SIFT architecture and ASIC implementation for real time SOC applicationAnalog Integrated Circuits and Signal Processing10.1007/s10470-019-01419-999:2(325-338)Online publication date: 17-May-2019
https://dl.acm.org/doi/10.1007/s10470-019-01419-9
Vourvoulakis JKalomiros JLygouras J(2018)Fully pipelined FPGA-based architecture for real-time SIFT extractionMicroprocessors & Microsystems10.1016/j.micpro.2015.11.01340:C(53-73)Online publication date: 28-Dec-2018
https://dl.acm.org/doi/10.1016/j.micpro.2015.11.013
Fiack LCuperlier NMiramond B(2018)Embedded and real-time architecture for bio-inspired vision-based robot navigationJournal of Real-Time Image Processing10.1007/s11554-013-0391-910:4(699-722)Online publication date: 20-Dec-2018
https://dl.acm.org/doi/10.1007/s11554-013-0391-9

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents