article

System-Level Synthesis Using Evolutionary Algorithms

Authors:

Tobias Blickle,

Lothar ThieleAuthors Info & Claims

Design Automation for Embedded Systems, Volume 3, Issue 1

Pages 23 - 58

https://doi.org/10.1023/A:1008899229802

Published: 01 January 1998 Publication History

Abstract

In this paper, we consider system-level synthesis as the problem of optimally mapping a task-level specification onto a heterogeneous hardware/software architecture. This problem requires (1) the selection of the architecture (allocation) including general purpose and dedicated processors, ASICs, busses and memories, (2) the mapping of the specification onto the selected architecture in space (binding) and time (scheduling), and (3) the design space exploration with the goal to find a set of implementations that satisfy a number of constraints on cost and performance. Existing methodologies often consider a fixed architecture, perform the binding only, do not reflect the tight interdependency between binding and scheduling, do not consider communication (tasks and resources), or require long run-times preventing design space exploration, or yield only one implementation with optimal cost. Here, a model is introduced that handles all mentioned requirements and allows the task of system-synthesis to be specified as an optimization problem. The application and adaptation of an Evolutionary Algorithm to solve the tasks of optimization and design space exploration is described.

References

[1]

E. Barros and W. Rosenstiel. A method for hardware software partitioning. In Proc. 1992 COMPEURO: Computer Systems and Software Engineering, pp. 580-585. The Hague, Netherlands, May 1992.

[2]

T. Blickle. Theory of Evolutionary Algorithms and Application to System Synthesis. PhD thesis, Institute TIK, ETH Zurich, Switzerland, 1997. TIK-Schriftenreihe Nr. 17, vdf, Hochsch.-Verl.

[3]

T. Blickle and L. Thiele. A comparison of selection schemes used in evolutionary algorithms. Evolutionary Computation4(4), 1996.

[4]

K. Buchenrieder, A. Sedlmeier, and C. Veith. Codes a framework for modeling heterogeneous systems. In J. Rozenbilt and K. Buchenrieder, editors, Codesign: Computer-Aided Software/Hardware Engineering. IEEE Press, Piscataway, NJ, U.S.A., 1995, pp. 378-392.

[5]

R. Camposano and R. K. Brayton. Partitioning before logic synthesis. In Proc. ICCAD, 1987.

[6]

J. G. D'Ambrosio and X. Hu. Configuration-level hardware/software partition for real-time embedded systems. In Proc. of CODES/CASHE'94, Third Intl. Workshop on Hardware/Software Codesign, pp. 34-41, Grenoble, France, September 1994.

[7]

J. G. D'Ambrosio, X. Hu, and G. W. Greenwood. An evolutionary approach to configuration-level hardware/software partitioning. Technical Report R & D-8465, General Motors Corporation, R & D Center, 30500 Mound Road, Box 9055, Warren, Michigan 40090-9055, December 1995.

[8]

G. DeMicheli. Synthesis and Optimization of Digital Circuits. McGraw Hill, New York, 1994.

[9]

R. Ernst, J. Henkel, and T. Benner. Hardware-software cosynthesis for microcontrollers. IEEE Design & Test of Computers, pp. 64-75, December 1994.

[10]

B. R. Fox and M. B. McMahon. Genetic operators for sequencing problems. In Gregory J. E. Rawlins, editor, Foundations of Genetic Algorithms, Morgan Kauffman Publishers, 1991, pp. 284-300.

[11]

D. E. Goldberg. Genetic Algorithms in Search, Optimization and Machine Learning. Addison-Wesley Publishing Company, Inc., Reading, Massachusetts, 1989.

Digital Library

[12]

R. Gupta and G. De Micheli. System-level synthesis using re-programmable components. In Proc. of the European Conference on Design Automation (EDAC), pages 2-7, 1992.

[13]

W. Hardt and R. Camposano. Specification analysis for hw/sw-partitioning. In Proc. GI/ITG Workshop Application of formal Methods during the Design of Hardware Systems, pp. 1-10, Passau, Germany, March 1995.

[14]

G. R. Harik. Finding multimodal solutions using restricted tournament selection. In Larry J. Eshelman, editor, Proceedings of the Sixth International Conference on Genetic Algorithms (ICGA6), Morgan Kaufmann, 1995.

[15]

T. B. Ismail, K. O' Brien, and A. A. Jerraya. Interactive system-level partitioning with PARTIF. In Proc. of the European Conference on Design Automation (EDAC), pp. 464-473, 1994.

[16]

A. Kalavade and E. A. Lee. A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem. In Proc. of CODES/CASHE'94, Third Intl. Workshop on Hardware/Software Codesign, Grenoble, France, September 1994.

[17]

K. Küçükçakar and A. C. Parker. A methodology and design tools to support system-level VLSI design. IEEE Trans. on VLSI Systems3(3): 355-369, September 1995.

[18]

E. D. Lagnese and D. E. Thomas. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. on CAD, 10(7): 847-860, July 1991.

Digital Library

[19]

M. C. McFarland. Using bottom-up design techniques in the synthesis of hardware from abstract behavioral descriptions. In Proc. 23rd Design Automation Conference, pp. 474-480, June 1986.

Digital Library

[20]

Z. Michalewicz. Genetic algorithms, numerical optimization, and constraints. In Larry J. Eshelman, editor, Proceedings of the Sixth International Conference on Genetic Algorithms (ICGA6), Morgan Kaufmann, 1995, pp. 151-158.

[21]

G. Syswerda. Uniform crossover in genetic algorithms. In J. David Schaffer, editor, Proceedings of the Third International Conference on Genetic Algorithms, Morgan Kaufmann Publishers, San Mateo, CA, 1989, pp. 2-9.

[22]

G. Syswerda and J. Palmucci. The application of genetic algorithms to resource scheduling. In R. K. Belew and L. B. Booker, editors, Proceedings of the Fourth International Conference on Genetic Algorithms, Morgan Kaufmann Publishers, San Mateo, CA, 1991, pp. 502-508.

[23]

J. Teich, T. Blickle, and L. Thiele. An evolutionary approach to system-level synthesis. In Proc. of Codes/CASHE'97-The 5th International Workshop on Hardware/Software Codesign, Braunschweig, Germany, March 1997, pp. 167-171.

[24]

D. E. Thomas, J. K. Adams, and H. Schmitt. A model and methodology for hardware-software codesign. IEEE Design & Test of Computers10(3): 6-15, September 1993.

[25]

F. Vahid and D. Gajski. Specification partitioning for system design. In Proc. 29th Design Automation Conference, Anaheim, CA, June 1992, pp. 219-224.

Digital Library

Cited By

Spieck JWildermann STeich J(2024)A Scenario-Based DVFS-Aware Hybrid Application Mapping Methodology for MPSoCsACM Transactions on Design Automation of Electronic Systems10.1145/366063329:4(1-43)Online publication date: 23-Apr-2024
https://dl.acm.org/doi/10.1145/3660633
Müller LWanko PHaubelt CSchaub T(2024)Investigating Methods for ASPmT-Based Design Space Exploration in Evolutionary Product DesignInternational Journal of Parallel Programming10.1007/s10766-024-00763-252:1-2(59-92)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1007/s10766-024-00763-2
Spieck JWildermann STeich J(2022)On Transferring Application Mapping Knowledge Between Differing MPSoC ArchitecturesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319752741:11(4289-4300)Online publication date: 1-Nov-2022
https://dl.acm.org/doi/10.1109/TCAD.2022.3197527
Show More Cited By

Recommendations

A comprehensive estimation technique for high-level synthesis
ISSS '95: Proceedings of the 8th international symposium on System synthesis

Abstract: We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it accounts for all types of RT level components (FUs, buses, ...
Efficient System-Level Design Space Exploration for High-Level Synthesis Using Pareto-Optimal Subspace Pruning
ASPDAC '23: Proceedings of the 28th Asia and South Pacific Design Automation Conference

High-level synthesis (HLS) is a rapidly evolving and popular approach to designing, synthesizing, and optimizing embedded systems. Many HLS methodologies utilize design space exploration (DSE) at the post-synthesis stage to find Pareto-optimal hardware ...
An evolutionary approach to system-level synthesis
CODES '97: Proceedings of the 5th International Workshop on Hardware/Software Co-Design

Considers system-level synthesis as the problem of optimally mapping a task-level specification onto a heterogeneous hardware/software architecture. This problem requires: (1) the selection of the architecture (allocation), including general-purpose and ...

Comments

Information & Contributors

Information

Published In

cover image Design Automation for Embedded Systems

Design Automation for Embedded Systems Volume 3, Issue 1

January 1998

103 pages

ISSN:0929-5585

Issue’s Table of Contents

Copyright © Copyright © 1998 Kluwer Academic Publishers.

Publisher

Kluwer Academic Publishers

United States

Publication History

Published: 01 January 1998

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

54
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 28 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

Spieck JWildermann STeich J(2024)A Scenario-Based DVFS-Aware Hybrid Application Mapping Methodology for MPSoCsACM Transactions on Design Automation of Electronic Systems10.1145/366063329:4(1-43)Online publication date: 23-Apr-2024
https://dl.acm.org/doi/10.1145/3660633
Müller LWanko PHaubelt CSchaub T(2024)Investigating Methods for ASPmT-Based Design Space Exploration in Evolutionary Product DesignInternational Journal of Parallel Programming10.1007/s10766-024-00763-252:1-2(59-92)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1007/s10766-024-00763-2
Spieck JWildermann STeich J(2022)On Transferring Application Mapping Knowledge Between Differing MPSoC ArchitecturesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.319752741:11(4289-4300)Online publication date: 1-Nov-2022
https://dl.acm.org/doi/10.1109/TCAD.2022.3197527
Sixdenier PWildermann SZiegler DTeich J(2022)SIDAM: A Design Space Exploration Framework for Multi-sensor Embedded Systems Powered by Energy HarvestingEmbedded Computer Systems: Architectures, Modeling, and Simulation10.1007/978-3-031-15074-6_21(329-345)Online publication date: 3-Jul-2022
https://dl.acm.org/doi/10.1007/978-3-031-15074-6_21
Richthammer VGlaß M(2021)Automatic Search-Space Compression in System-Level Design Space Exploration Using Deep Generative ModelsEmbedded Computer Systems: Architectures, Modeling, and Simulation10.1007/978-3-031-04580-6_4(50-61)Online publication date: 4-Jul-2021
https://dl.acm.org/doi/10.1007/978-3-031-04580-6_4
Spieck JWildermann STeich JLi Z(2020)Scenario-based soft real-time hybrid application mapping for MPSoCsProceedings of the 57th ACM/EDAC/IEEE Design Automation Conference10.5555/3437539.3437716(1-6)Online publication date: 20-Jul-2020
https://dl.acm.org/doi/10.5555/3437539.3437716
Letras MFalk JSchwarzer TTeich J(2020)Multi-objective Optimization of Mapping Dataflow Applications to MPSoCs Using a Hybrid Evaluation Combining Analytic Models and MeasurementsACM Transactions on Design Automation of Electronic Systems10.1145/343181426:3(1-33)Online publication date: 31-Dec-2020
https://dl.acm.org/doi/10.1145/3431814
Richthammer VFassnacht FGlaß M(2020)Search-space Decomposition for System-level Design Space Exploration of Embedded SystemsACM Transactions on Design Automation of Electronic Systems10.1145/336938825:2(1-32)Online publication date: 10-Jan-2020
https://dl.acm.org/doi/10.1145/3369388
Richthammer VScheinert TGlaß M(2020)Data Mining in System-Level Design Space Exploration of Embedded SystemsEmbedded Computer Systems: Architectures, Modeling, and Simulation10.1007/978-3-030-60939-9_4(52-66)Online publication date: 5-Jul-2020
https://dl.acm.org/doi/10.1007/978-3-030-60939-9_4
Letras MFalk JSchwarzer TTeich J(2019)On the Analytic Evaluation of Schedules via Max-Plus Algebra for DSE of Multi-Core ArchitecturesProceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems10.1145/3323439.3323979(63-71)Online publication date: 27-May-2019
https://dl.acm.org/doi/10.1145/3323439.3323979
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents