Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

An Approach to Checking Link Conflicts in the Mapping of Uniform Dependence Algorithms into Lower Dimensional Processor Arrays

Published: 01 July 1999 Publication History

Abstract

In this paper, we propose an enumeration method to check link conflicts in the mapping of $n$-dimensional uniform dependence algorithms with arbitrary convex index sets into $k$-dimensional processor arrays. Previous methods on checking the link conflicts had to examine either the whole index set or the I/O spaces whose size are $O(N^{2n})$ or $O(N^{n-1})$, respectively, where $N$ is the problem size of the $n$-dimensional uniform dependence algorithm. In our approach, checking the link conflicts is done by enumerating integer solutions of a mixed integer linear program. In order to enumerate integer solutions efficiently, a representation of the integer solutions is devised so that the size of the space enumerated is $O((2N)^{n-k})$. Thus, our approach to checking link conflicts has better performance than previous methods, especially for larger $k$. For the special case $k = n-2$, we show that link conflicts can be checked by solving two linear programs in one variable.

References

[1]
H.T. Kung, “Why Systolic Architectures?,” Computer, vol. 15, no. 1, pp. 37-46, Jan. 1982.
[2]
S.Y. Kung, VLSI Array Processor. Englewood Cliffs, N.J.: Prentice-Hall, 1988.
[3]
W. Shang and J.A.B. Fortes, “Time Optimal Linear Schedules for Algorithms with Uniform Dependencies,” IEEE Trans. Computers, vol. 40, no. 6, pp. 723-742, June 1991.
[4]
P.R. Cappello and K. Steiglitz, “Unifying VLSI Array Designs with Geometric Transformations,” Proc. Int'l Conf. Parallel Processing, pp. 448-457, 1983.
[5]
C. Guerra and R. Melhem, “Synthesizing Non-Uniform Systolic Designs,” Proc. Int'l Conf. Parallel Processing, pp. 765-771, 1986.
[6]
R.M. Karp R.E. Miller and S. Winograd, “The Organization of Computations for Uniform Recurrence Equations,” J. ACM, vol. 14, pp. 563-590, July 1967.
[7]
G.J. Li and B.W. Wah, “The Design of Optimal Systolic Arrays,” IEEE Trans. Computers, vol. 34, no. 1, pp. 66-77, Jan. 1985.
[8]
D.I. Moldovan and J.A.B. Fortes, “Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays,” IEEE Trans. Computers, vol. 35, no. 1, pp. 1-12, Jan. 1986.
[9]
P. Quinton, “Automatic Synthesis of Systolic Arrays from Uniform Recurrent Equations,” Proc. Int'l Symp. Computer Architecture, pp. 208-214, 1984.
[10]
S.K. Rao, “Regular Iterative Algorithms and Their Implementations on Processor Arrays,” PhD thesis, Standford Univ., 1985.
[11]
L. Lamport, “The Parallel Execution of DO Loops,” Comm. ACM, vol. 17, pp. 83-93, Feb. 1974.
[12]
J.A.B. Fortes and F. Parisi-Presicce, “Optimal Linear Schedules for the Parallel Execution of Algorithms,” Proc. Int'l Conf. Parallel Processing, pp. 322-329, 1984.
[13]
P.Z. Lee and Z.M. Kedem, “Mapping Nested Loop Algorithms into Multidimensional Systolic Arrays,” IEEE Trans. Parallel and Distributed Systems, vol. 1, no. 1, pp. 64-76, Jan. 1990.
[14]
P.Z. Lee and Z.M. Kedem, “Synthesizing Linear Array Algorithms from Nested for Loop Algorithms,” IEEE Trans. Computers, vol. 37, no. 12, pp. 1,578-1,598, Dec. 1988.
[15]
W. Shang and J.A.B. Fortes, “On Time Mapping of Uniform Dependence Algorithms into Lower Dimensional Processor Arrays,” IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 5, pp. 350-363, May 1992.
[16]
J. Xue, “Avoiding Data Link and Computational Conflicts in Mapping Nested Loop Algorithms to Lower-Dimensional Processor Arrays,” Proc. Int'l Conf. Parallel and Distributed Systems, pp. 567-572, 1994.
[17]
J. Xue, “Closed-Form Mapping Conditions for the Synthesis of Linear Processor Arrays,” J. VLSI Signal Processing, vol. 10, pp. 181-199, 1995.
[18]
J. Xue, “A Unified Approach to Checking Data Link and Computational Conflicts in the Design of Algorithm-Specific Processor Arrays,” Technical Report 94-100, Dept. of Mathematics, Statistics, and Computing Science, Univ. of New England, 1994.
[19]
K.N. Ganapathy and B.W. Wah, “Optimal Synthesis of Algorithm-specific Lower-Dimensional Processor Arrays,” IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 3, pp. 274-287, Mar. 1996.
[20]
K.N. Ganapathy and B.W. Wah, “Synthesizing Optimal Lower Dimensional Processor Arrays,” Proc. Int'l Conf. Parallel Processing, pp. III. 96-III. 103, 1992.
[21]
A. Schrijver, Theory of Linear and Integer Programming, John Wiley & Sons, 1986.
[22]
R. Kannan and A. Bachem, “Polynomial Algorithms for Computing the Smith and Hermite Normal Forms of an Integer Matrix,” SIAM J. Computing, vol. 8, no. 4, pp. 499-507, 1979.
[23]
T.C. Hu, Integer Programming and Network Flows. Addison-Wesley, 1969.
[24]
J.A.B. Fortes B.W. Wah W. Shang and K.N. Ganapathy, “Algorithm-Specific Parallel Processing with Linear Processor Arrays,” Advances in Computers, M. Yovits, ed. Academic Press, 1993.
[25]
V. Van Dongen and P. Quinton, “Uniformization of Linear Recurrence Equations: A Step Towards the Automatic Synthesis of Systolic Arrays,” Proc. Int'l Conf. Systolic Array, pp. 473-482, 1988.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computers
IEEE Transactions on Computers  Volume 48, Issue 7
July 1999
121 pages
ISSN:0018-9340
Issue’s Table of Contents

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 July 1999

Author Tags

  1. Hermite normal form
  2. Smith normal form.
  3. Uniform dependence algorithms
  4. link conflict
  5. lower dimensional arrays
  6. mixed integer linear programming
  7. space-time mapping

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 0
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 15 Oct 2024

Other Metrics

Citations

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media