research-article

An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures

Authors:

Gabriel M. Silberman,

Kemal EbciogluAuthors Info & Claims

Computer, Volume 26, Issue 6

Pages 39 - 56

https://doi.org/10.1109/2.214441

Published: 01 June 1993 Publication History

Publisher Site

Abstract

An architectural framework that allows software applications and operating system code written for a given instruction set to migrate to different, higher performance architectures is described. The framework provides a hardware mechanism that enhances application performance while keeping the same program behavior from a user perspective. The framework is designed to accommodate program exceptions, self-modifying code, tracing, and debugging. Examples are given for IBM System/390 operating-system code and AIX utilities, showing the performance potential of the scheme using a very long instruction word (VLIW) machine as the high-performance target architecture.

References

[1]

1. IBM Corp., IBM RISC System/6000 Technology , Publication No. SA23-2619, Mechanicsburg, Penn., 1990.

Google Scholar

[2]

2. R.P. Colwell et al., "A VLIW Architecture for a Trace Scheduling Compiler," Proc. Second Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-II), IEEE CS Press, Los Alamitos, Calif., Order No. 805, 1987, pp. 180-192.

Digital Library

Google Scholar

[3]

3. K. Ebcioglu, "Some Design Ideas for a VLIW Architecture for Sequential Natured Software," Parallel Processing (Proc. IFIP WG 10.3 Working Conf. Parallel Processing), M. Cosnard et al., eds., North Holland, Amsterdam, 1988, pp. 3- 21.

Google Scholar

[4]

4. D. Bhandarkar and D.W. Clark, "Performance from Architecture: Comparing a RISC and a CISC with Similar Hard-ware Organization," Proc. (ASPLOS-IV), ACM Press, New York, 1991, pp. 310- 319.

Digital Library

Google Scholar

[5]

5. K. Andrews and D. Sand, "Migrating a CISC Computer Family onto RISC via Object Code Translation," Proc. (ASPLOS-V) , ACM Press, New York, 1992, pp. 213-222.

Digital Library

Google Scholar

[6]

6. A. Aho, R. Sethi, and J. Ullman, Compiler Principles, Techniques, and Tools, Addison-Wesley, Reading, Mass., 1986.

Digital Library

Google Scholar

[7]

7. T. Nakatani and K. Ebcioglu, "Using a Lookahead Window in a Compaction-Based Parallelizing Compiler," Proc. 23rd Workshop on Microprogramming and Microarchitecture, IEEE CS Press, Los Alamitos, Calif., Order No. 2124, 1990, pp. 57-68.

Digital Library

Google Scholar

[8]

8. M.N. Wegman, "Fast Emulation with Compiled Look-Aside Information," Research Report RC-7580, IBM T.J. Watson Research Center, Yorktown Heights, N.Y., 1979.

Google Scholar

[9]

9. IBM Corp., ESA/390 Principles of Operation , Manual No. SA22-7201, Mechanicsburg, Penn.

Google Scholar

[10]

10. K. Ebcioglu and R. Groves, "Some Global Compiler Optimizations and Architectural Features for Improving Performance of Superscalars," Research Report RC-16145, IBM T.J. Watson Research Center, 1990.

Google Scholar

[11]

11. A. Nicolau, "Runtime Disambiguation: Coping with Statically Unpredictable Dependencies," IEEE Trans. Computers , Vol. 38, No. 5, May 1989, pp. 663-678.

Digital Library

Google Scholar

[12]

12. R.H. Katz et al., "Implementing a Cache Consistency Protocol," Proc. 12th Int'l Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., Order No. 634, 1985, pp. 276-283.

Digital Library

Google Scholar

[13]

13. G.S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Trans. Computers, Vol. 39, No. 3, Mar. 1990, pp. 349-359.

Digital Library

Google Scholar

Cited By

View all

Caballero JLin Z(2016)Type Inference on ExecutablesACM Computing Surveys10.1145/289649948:4(1-35)Online publication date: 2-May-2016
https://dl.acm.org/doi/10.1145/2896499
Kültürsay EEbcioğlu KKüçük GKandemir M(2016)Memory Partitioning in the LimitInternational Journal of Parallel Programming10.1007/s10766-015-0380-744:2(337-380)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1007/s10766-015-0380-7
Kim HSmith J(2003)Hardware Support for Control Transfers in Code CachesProceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture10.5555/956417.956565Online publication date: 3-Dec-2003
https://dl.acm.org/doi/10.5555/956417.956565
Show More Cited By

Recommendations

Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture

To exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...
Block enlargement optimizations for increasing the instruction fetch rate in block-structured instruction set architectures
Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures

To exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...

Comments

Information & Contributors

Information

Published In

Computer Volume 26, Issue 6

June 1993

113 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 June 1993

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Caballero JLin Z(2016)Type Inference on ExecutablesACM Computing Surveys10.1145/289649948:4(1-35)Online publication date: 2-May-2016
https://dl.acm.org/doi/10.1145/2896499
Kültürsay EEbcioğlu KKüçük GKandemir M(2016)Memory Partitioning in the LimitInternational Journal of Parallel Programming10.1007/s10766-015-0380-744:2(337-380)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1007/s10766-015-0380-7
Kim HSmith J(2003)Hardware Support for Control Transfers in Code CachesProceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture10.5555/956417.956565Online publication date: 3-Dec-2003
https://dl.acm.org/doi/10.5555/956417.956565
Dehnert JGrant BBanning JJohnson RKistler TKlaiber AMattson JJohnson RConte THwu W(2003)The Transmeta Code Morphing™ SoftwareProceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization10.5555/776261.776263(15-24)Online publication date: 23-Mar-2003
https://dl.acm.org/doi/10.5555/776261.776263
Gschwind MEbcioğlu KAltman ESathaye SReynders JVeidenbaum A(2000)Binary translation and architecture convergence issues for IBM system/390Proceedings of the 14th international conference on Supercomputing10.1145/335231.335264(336-347)Online publication date: 8-May-2000
https://dl.acm.org/doi/10.1145/335231.335264
Conte TSathaye S(2000)Properties of Rescheduling Size Invariance for Dynamic Rescheduling-Based VLIW Cross-Generation CompatibilityIEEE Transactions on Computers10.1109/12.86802749:8(814-825)Online publication date: 1-Aug-2000
https://dl.acm.org/doi/10.1109/12.868027
Ebcioglu KAltman ESathaye SGschwind M(1999)Execution-Based Scheduling for VLIW ArchitecturesProceedings of the 5th International Euro-Par Conference on Parallel Processing10.5555/646664.700739(1269-1280)Online publication date: 31-Aug-1999
https://dl.acm.org/doi/10.5555/646664.700739
Ebcioğlu KAltman EGschwind MSathaye SRonen RFarrens MSpillinger I(1999)Optimizations and oracle parallelism with dynamic translationProceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture10.5555/320080.320124(284-295)Online publication date: 16-Nov-1999
https://dl.acm.org/doi/10.5555/320080.320124
Rau BKathail VAditya S(1999)Machine-Description Driven Compilers for EPIC and VLIW ProcessorsDesign Automation for Embedded Systems10.1023/A:10088425218054:2-3(71-118)Online publication date: 1-Mar-1999
https://dl.acm.org/doi/10.1023/A%3A1008842521805
Park SShim SMoon SSmotherman MConte T(1997)Evaluation of scheduling techniques on a SPARC-based VLIW testbedProceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture10.5555/266800.266811(104-113)Online publication date: 1-Dec-1997
https://dl.acm.org/doi/10.5555/266800.266811
Show More Cited By

Abstract

References

Cited By

Recommendations

Increasing the instruction fetch rate via block-structured instruction set architectures

Block enlargement optimizations for increasing the instruction fetch rate in block-structured instruction set architectures

Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations