Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Seeking Solutions in Configurable Computing

Published: 01 December 1997 Publication History

Abstract

Configurable computing systems combine programmable hardware with programmable processors to capitalize on the strengths of hardware and software. They have the potential for achieving high performance for a range of applications, including image filtering, convolution, morphology, feature extraction, and object tracking. Researchers have developed prototype systems that achieve performance an order of magnitude higher than more conventional approaches. However, realizing this potential outside of the laboratory has proven difficult. No system to date has yet proven attractive or competitive enough to establish a commercial presence. Ample opportunity exists for work in a broad range of areas. Not surprisingly, many of the most pressing needs can be lumped into the category of FPGA-related technology, because so many configurable computing systems are based on FPGAs.

References

[1]
P. Bertin D. Roncin and J. Vuillemin, "Introduction to Programmable Active Memories," in Systolic Array Processors, J. McCanny, J. McWhirther, and E. Swartslander, eds., Prentice Hall, Englewood Cliffs, N.J., 1989, pp. 300-309.
[2]
J. Villasenor and W.H. Mangione-Smith, "Configurable Computing," Scientific American, June 1997, pp. 66-71.
[3]
G. Estrin, et al., "Parallel Processing in a Restructurable Computer System," IEEE Trans. Electronic Computers, Dec. 1963, pp. 747-755.
[4]
M. Gokhale, et al., "Building and Using a Highly Parallel Programmable Logic Array," Computer, Jan. 1991, pp. 81-89.
[5]
J. McHenry, "The WILDFIRE Custom Configurable Computer," Proc. Int'l Soc. Optical Engineering: Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, J. Schewel, ed., Philadelphia, 1995, pp. 189-199.
[6]
R. Hartenstein and R. Kress, "A Datapath Synthesis System for the Reconfigurable Datapath Architecture," Proc. Asia and South Pacific Design Automation Conference '95, 1995, pp. 479-484.
[7]
C. Ebeling D.C. Cronquist and P. Franklin, "Rapid—Reconfigurable Pipelined Datapath," Proc. Field Programmable Logic, Springer-Verlag, Heidelberg, 1996, pp. 126-135.
[8]
E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proc. FPGAs Custom Computing Machines, IEEE CS Press, Los Alamitos, Calif., 1996, pp. 157-166.
[9]
M.J. Wirthlin and B.L. Hutchings, "A Dynamic Instruction Set Computer," Proc. FPGAs for Custom Computing Machines, IEEE CS Press, Los Alamitos, Calif., 1995, pp. 99-107.
[10]
S. Guo and W. Luk, "Compiling Ruby into FPGAs," Field-Programmable Logic and Applications, W. Moore and W. Luk, eds., Springer, Oxford, UK, 1995, pp. 188-197.
[11]
W. Luk N. Shirazi and P. Cheung, "Compilation Tools for Run-Time Reconfigurable Designs," Proc. FPGAs for Custom Computing Machines, IEEE CS Press, Los Alamitos, Calif., 1997, pp. 56-65.
[12]
J.C. Dehnert and R.A. Towel, "Compiling for the Cydra 5," J. Supercomputing, 1993, pp. 181-229.
[13]
S. Casselman, "Virtual Computing and the Virtual Computer," Proc. FPGAs for Custom Computing Machines, IEEE CS Press, Los Alamitos, Calif., 1993, pp. 43-48.

Cited By

View all
  • (2012)Design and analysis of adaptive processorACM Transactions on Reconfigurable Technology and Systems10.1145/2133352.21333575:1(1-34)Online publication date: 23-Mar-2012
  • (2010)Security Primitives for Reconfigurable Hardware-Based SystemsACM Transactions on Reconfigurable Technology and Systems10.1145/1754386.17543913:2(1-35)Online publication date: 1-May-2010
  • (2008)Enforcing memory policy specifications in reconfigurable hardwareComputers and Security10.1016/j.cose.2008.05.00227:5-6(197-215)Online publication date: 1-Oct-2008
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Computer
Computer  Volume 30, Issue 12
December 1997
89 pages

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 December 1997

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 09 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2012)Design and analysis of adaptive processorACM Transactions on Reconfigurable Technology and Systems10.1145/2133352.21333575:1(1-34)Online publication date: 23-Mar-2012
  • (2010)Security Primitives for Reconfigurable Hardware-Based SystemsACM Transactions on Reconfigurable Technology and Systems10.1145/1754386.17543913:2(1-35)Online publication date: 1-May-2010
  • (2008)Enforcing memory policy specifications in reconfigurable hardwareComputers and Security10.1016/j.cose.2008.05.00227:5-6(197-215)Online publication date: 1-Oct-2008
  • (2007)A dynamically adaptive DSP for heterogeneous reconfigurable platformsProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266371(9-14)Online publication date: 16-Apr-2007
  • (2007)RoSAProceedings of the 20th annual conference on Integrated circuits and systems design10.1145/1284480.1284527(159-164)Online publication date: 3-Sep-2007
  • (2007)VLSI implementation of greedy-based distributed routing schemes for ad hoc networksSoft Computing - A Fusion of Foundations, Methodologies and Applications10.1007/s00500-006-0138-711:9(865-872)Online publication date: 1-Jul-2007
  • (2006)An overview of reconfigurable hardware in embedded systemsEURASIP Journal on Embedded Systems10.1155/ES/2006/563202006:1(13-13)Online publication date: 1-Jan-2006
  • (2005)A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor ArchitectureProceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 0410.1109/IPDPS.2005.14Online publication date: 4-Apr-2005
  • (2004)A methodology for generating verified combinatorial circuitsProceedings of the 4th ACM international conference on Embedded software10.1145/1017753.1017794(249-258)Online publication date: 27-Sep-2004
  • (2003)Balancing performance and flexibility with hardware support for network architecturesACM Transactions on Computer Systems10.1145/945506.94550821:4(375-411)Online publication date: 1-Nov-2003
  • Show More Cited By

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media