Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

NOVA: state assignment of finite state machines for optimal two-level logic implementation

Published: 01 November 2006 Publication History

Abstract

The problem of encoding the states of a synchronous finite state machine (FSM) so that the area of a two-level implementation of the combinational logic is minimized is addressed. As in previous approaches, the problem is reduced to the solution of the combinatorial optimization problems defined by the translation of the cover obtained by a multiple-valued logic minimization or by a symbolic minimization into a compatible Boolean representation. The authors present algorithms for this solution, based on a novel theoretical framework that offers advantages over previous approaches to develop effective heuristics. The algorithms are part of NOVA, a program for optimal encoding of control logic. Final areas averaging 20% less than other state assignment programs and 30% less than the best random solution have been obtained. Literal counts averaging 30% less than the best random solutions have been obtained

Cited By

View all

Index Terms

  1. NOVA: state assignment of finite state machines for optimal two-level logic implementation
    Index terms have been assigned to the content through auto-classification.

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  Volume 9, Issue 9
    November 2006
    111 pages

    Publisher

    IEEE Press

    Publication History

    Published: 01 November 2006

    Qualifiers

    • Research-article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 03 Sep 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2022)Active-learning-based reconstruction of circuit modelApplied Intelligence10.1007/s10489-021-02700-z52:5(5125-5143)Online publication date: 1-Mar-2022
    • (2020)The Synthesis Method of High-Speed Finite State Machines in FPGAComputer Information Systems and Industrial Management10.1007/978-3-030-47679-3_9(97-107)Online publication date: 16-Oct-2020
    • (2019)A multi-population evolution stratagy and its application in low area/power FSM synthesisNatural Computing: an international journal10.1007/s11047-017-9659-518:1(139-161)Online publication date: 1-Mar-2019
    • (2018)Fuzzy c-mean clustering-based decomposition with GA optimizer for FSM synthesis targeting to low powerEngineering Applications of Artificial Intelligence10.1016/j.engappai.2017.10.02268:C(40-52)Online publication date: 1-Feb-2018
    • (2017)Low-power FSM synthesis using a fuzzy c-mean clustering-based decompositionProceedings of the Genetic and Evolutionary Computation Conference Companion10.1145/3067695.3075988(141-142)Online publication date: 15-Jul-2017
    • (2017)Genetic Fuzzy c-mean clustering-based decomposition for low power FSM synthesis2017 IEEE Congress on Evolutionary Computation (CEC)10.1109/CEC.2017.7969371(642-648)Online publication date: 5-Jun-2017
    • (2016)XOR-FREE implementation of convolutional encoder for reconfigurable hardwareInternational Journal of Reconfigurable Computing10.1155/2016/91286832016(1-1)Online publication date: 1-Jan-2016
    • (2016)State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate BuffersACM Transactions on Design Automation of Electronic Systems10.1145/290536622:1(1-25)Online publication date: 27-May-2016
    • (2016)A systematic EHW approach to the evolutionary design of sequential circuitsSoft Computing - A Fusion of Foundations, Methodologies and Applications10.1007/s00500-015-1791-520:12(5025-5038)Online publication date: 1-Dec-2016
    • (2015)Finite-State-Machine Overlay Architectures for Fast FPGA Compilation and Application PortabilityACM Transactions on Embedded Computing Systems10.1145/270008214:3(1-25)Online publication date: 21-Apr-2015
    • Show More Cited By

    View Options

    View options

    Get Access

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media