CANSim: When to Utilize Synchronous and Asynchronous Routers in Large and Complex NoCs
Pages 1 - 6
Abstract
Asynchronous routers offer benefits in latency, energy, and area over synchronous routers, but their large system design adoption is limited due to inadequate tool support for performance quantification. We introduce CANSim, a fast and accurate simulator for complex asynchronous and synchronous NoCs. Verified against synthesis models, CANSim models any graph-representable topology, asymmetric links, data-dependent delays, meta-stability, and supports synthetic and real-world traffic. It also accommodates power gating, hierarchical networks, and GALS-like networks. Our comparisons reveal that asynchronous NoCs provide lower packet latency at no-load conditions, but synchronous NoCs may outperform near saturation. On average, asynchronous NoCs offer up to 36% latency and 52% power benefits, with power-gating potentially reducing static power by 90%.
References
[1]
A. Ghiribaldi et al., "A transition-signaling bundled data noc switch architecture for cost-effective gals multicore systems," in DATE. EDA Consortium, 2013, pp. 332--337.
[2]
D. Bertozzi et al., "Cost-effective and flexible asynchronous interconnect technology for gals systems," IEEE Micro, 2020.
[3]
M. Imai et al., "The synchronous vs. asynchronous noc routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs," in NOCS. IEEE, 2016, pp. 1--8.
[4]
W. Jiang et al., "An asynchronous noc router in a 14nm finfet library: comparison to an industrial synchronous counterpart," in DATE. IEEE, 2017, pp. 732--733.
[5]
S. N. Ved et al., "Pane: Pluggable asynchronous network-on-chip simulator," ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 15, no. 1, pp. 1--27, 2019.
[6]
W. J. Dally et al., Principles and practices of interconnection networks. Elsevier, 2004.
[7]
N. Jiang et al., "A detailed and flexible cycle-accurate network-on-chip simulator," in ISPASS. IEEE, 2013, pp. 86--96.
[8]
J. Hestness et al., "Netrace: dependency-driven trace-based network-on-chip simulation," in Proceedings of the Third International Workshop on Network on Chip Architectures. ACM, 2010, pp. 31--36.
[9]
A. B. Kahng et al., "Orion3.0: A comprehensive noc router estimation tool," IEEE Embedded Systems Letters, vol. 7, no. 2, pp. 41--45, 2015.
[10]
L. Chen et al., "Power punch: Towards non-blocking power-gating of noc routers," in HPCA. IEEE, 2015, pp. 378--389.
[11]
L. R. Marino, "General theory of metastable operation," IEEE Transactions on Computers, vol. 100, no. 2, pp. 107--115, 1981.
[12]
N. Nasirian et al., "Traffic-aware power-gating scheme for network-on-chip routers," in 2016 IEEE Dallas Circuits and Systems Conference (DCAS). IEEE, 2016, pp. 1--4.
[13]
D. Matos et al., "Floorplan-aware hierarchical noc topology with gals interfaces," in 2012 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2012, pp. 652--655.
[14]
R. Das et al., "Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps," in 2009 IEEE 15th International Symposium on High Performance Computer Architecture. Ieee, 2009, pp. 175--186.
[15]
J. Yin et al., "Modular routing design for chiplet-based systems," in ISCA. IEEE, 2018, pp. 726--738.
[16]
C. J. Alpert et al., "Buffer insertion with accurate gate and interconnect delay computation," in DAC, 1999, pp. 479--484.
[17]
M. Krstic et al., "Globally asynchronous, locally synchronous circuits: Overview and outlook," IEEE Design & Test of computers, vol. 24, no. 5, pp. 430--441, 2007.
[18]
R. Dobkin et al., "Data synchronization issues in gals socs," in 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings., 2004, pp. 170--179.
[19]
F. Burns et al., "Gals synthesis and verification for xmas models," in DATE, 2015, pp. 1419--1424.
[20]
I. M. Panades et al., "Bi-synchronous fifo for synchronous circuit communication well suited for network-on-chip in gals architectures," in NOCS'07. IEEE, 2007, pp. 83--94.
[21]
D. Ludovici et al., "Mesochronous noc technology for power-efficient gals mpsocs," in Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip, 2011, pp. 27--30.
[22]
Y. Ben-Itzhak et al., "Hnocs: modular open-source simulator for heterogeneous nocs," in 2012 international conference on embedded computer systems (SAMOS). IEEE, 2012, pp. 51--57.
[23]
A. Venkataraman et al., "Evaluation of inter-process communication mechanisms," Architecture, vol. 86, p. 64, 2015.
[24]
T. Glint et al., "Ansim: A fast and versatile asynchronous network-on-chip simulator," in 2020 IEEE 38th International Conference on Computer Design (ICCD), 2020, pp. 619--622.
Index Terms
- CANSim: When to Utilize Synchronous and Asynchronous Routers in Large and Complex NoCs
Index terms have been assigned to the content through auto-classification.
Recommendations
Asynchronous Bypass Channels for Multi-Synchronous NoCs: A Router Microarchitecture, Topology, and Routing Algorithm
Network-on-chip (NoC) designs have emerged as a replacement for traditional shared-bus designs for on-chip communication. As with all current very large scale integration designs, however, reducing power consumption in NoCs is a critical challenge. One ...
Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs
NOCS '10: Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-ChipPower consumption of on-chip interconnects is a primary concern for many embedded system-on-chip (SoC) applications. In this paper, we compare energy and performance characteristics of asynchronous (clockless) and synchronous network-on-chip ...
Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs
DWP, a new interconnect structure for asynchronous networks on chip in multiprocessing SoCs, yields higher throughput, consumes less power, suffers less from crosstalk noise, and requires less area than traditional interconnect structures. Its ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
IEEE Press
Publication History
Published: 03 April 2024
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
ASPDAC '24
Sponsor:
ASPDAC '24: 29th Asia and South Pacific Design Automation Conference
January 22 - 25, 2024
Incheon, Republic of Korea
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 28Total Downloads
- Downloads (Last 12 months)28
- Downloads (Last 6 weeks)5
Reflects downloads up to 04 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in