Article

Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles

Authors:

J-Y. MignoletAuthors Info & Claims

DATE '05: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Pages 234 - 239

https://doi.org/10.1109/DATE.2005.91

Published: 07 March 2005 Publication History

Get Access

Abstract

Run-time management of both communication and computation resources in a heterogeneous Network-on-Chip (NoC) is a challenging task. First, platform resources need to be assigned in a fast and efficient way. Secondly, the resources might need to be reallocated when platform conditions or user requirements change. We developed a run-time resource management scheme that is able to efficiently manage a NoC containing fine grain reconfigurable hardware tiles. This paper details our task assignment heuristic and two run-time task migration mechanisms that deal with the message consistency problem in a NoC. We show that specific reconfigurable hardware tile support improves performance of the heuristic and that task migration mechanisms need to be tailored to on-chip networks.

References

[1]

{1} R. Tessier, W. Burleson, "Reconfigurable Computing for Digital Signal Processing: A Survey", VLSI Signal Processing 28, p7-27, 2001.

Digital Library

Google Scholar

[2]

{2} L. Benini, G. DeMicheli, "Networks on Chips: A new SOC paradigm?", IEEE Computer magazine, January 2002.

Digital Library

Google Scholar

[3]

{3} William J. Dally, Brian Towles, "Route packets, not wires: on-chip interconnection networks," DAC 2001, p684-689.

Digital Library

Google Scholar

[4]

{4} J. Jin, K. Nahrstedt, "Classification and Comparison of QoS Specification Languages for Distributed Multimedia Applications", University of Illinois at Urbana-Champaign, 2002.

Google Scholar

[5]

{5} Y. Wiseman, D. Feitelson, "Paired Gang Scheduling", IEEE Trans. Par. and Distr. Systems, pp 581-592, June 2003.

Digital Library

Google Scholar

[6]

{6} Jong-Kook Kim et al., "Dynamic Mapping in a Heterogeneous Environment with Tasks Having Priorities and Multiple Dealines.", Proc. 17th International Parallel and Distributed Processing Symposium, France, 2003.

Digital Library

Google Scholar

[7]

{7} J. Hu, R. Marculescu, "Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints", DATE 2004, pp234-239.

Digital Library

Google Scholar

[8]

{8} S. H. Russ, J. Robinson, M. Gleeson, J. Figueroa, "Dynamic Communication Mechanism Switching in Hector", Mississippi State University, September 1997.

Google Scholar

[9]

{9} C. Steketee, W. Zhu, P. Moseley, "Implementation of Process Migration in Amoeba.", Proc. of the 14th Conference on Distributed Computing Systems, pp 194-201, 1994.

Crossref

Google Scholar

[10]

{10} P. Smith, N. Hutchinson, "Heterogeneous Process Migration: The Tui System", Univ. of British Columbia, 1996.

Digital Library

Google Scholar

[11]

{11} Pradeep K. Sinha, "Distributed operating systems: concepts and design", 1997, ISBN 0-7803-1119-1.

Digital Library

Google Scholar

[12]

{12} V. Nollet, T. Marescaux, D. Verkest, J-Y. Mignolet, S. Vernalde, "Operating System controlled Network-on-Chip", Proc. of Design Automation Conference, pp. 256-259, 2004.

Digital Library

Google Scholar

[13]

{13} V. Nollet et al., "Hierarchical run-time reconfiguration managed by an operating system for reconfigurable systems", Proc. ERSA 2003, pp. 81-87.

Google Scholar

[14]

{14} J-Y. Mignolet et al., "Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-on-Chip", Proc. DATE 2003, pp. 986-992.

Digital Library

Google Scholar

Cited By

View all

Pourmohseni BWildermann SGlaβ MTeich J(2019)Hard real-time application mapping reconfiguration for NoC-based many-core systemsReal-Time Systems10.1007/s11241-019-09326-y55:2(433-469)Online publication date: 1-Apr-2019
https://dl.acm.org/doi/10.1007/s11241-019-09326-y
Tsoutsouras VAnagnostopoulos IMasouros DSoudris D(2018)A Hierarchical Distributed Runtime Resource Management Scheme for NoC-Based Many-CoresACM Transactions on Embedded Computing Systems10.1145/318217317:3(1-26)Online publication date: 23-Apr-2018
https://dl.acm.org/doi/10.1145/3182173
Pourmohseni BWildermann SGlaß MTeich JBini EPagetti C(2017)Predictable run-time mapping reconfiguration for real-time applications on many-core systemsProceedings of the 25th International Conference on Real-Time Networks and Systems10.1145/3139258.3139278(148-157)Online publication date: 4-Oct-2017
https://dl.acm.org/doi/10.1145/3139258.3139278
Show More Cited By

Index Terms

Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles

Recommendations

Run-time management of a MPSoC containing FPGA fabric tiles

Multimedia applications, like, e.g., 3-D games and video decoders, are typically composed of communicating tasks. Their target embedded computing platforms (e.g., TI OMAP3, IBM Cell) contain multiple heterogeneous processing elements. At application ...
Fingerprint image processing acceleration through run-time reconfigurable hardware

To the best of the authors' knowledge, this is the first brief that implements a complete automatic fingerprint-based authentication system (AFAS) application under a dynamically partial self-reconfigurable field-programmable gate array (FPGA). The main ...
On-Chip Reconfigurable Hardware Accelerators for Popcount Computations

Popcount computations are widely used in such areas as combinatorial search, data processing, statistical analysis, and bio- and chemical informatics. In many practical problems the size of initial data is very large and increase in throughput is ...

Comments

Information & Contributors

Information

Published In

DATE '05: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

March 2005

630 pages

ISBN:0769522882

Publisher

IEEE Computer Society

United States

Publication History

Published: 07 March 2005

Check for updates

Qualifiers

Article

Conference

DATE05

Sponsor:

SIGDA

DATE05: Design, Automation and Test in Europe

March 7 - 11, 2005

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

32
Total Citations
View Citations
14
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Pourmohseni BWildermann SGlaβ MTeich J(2019)Hard real-time application mapping reconfiguration for NoC-based many-core systemsReal-Time Systems10.1007/s11241-019-09326-y55:2(433-469)Online publication date: 1-Apr-2019
https://dl.acm.org/doi/10.1007/s11241-019-09326-y
Tsoutsouras VAnagnostopoulos IMasouros DSoudris D(2018)A Hierarchical Distributed Runtime Resource Management Scheme for NoC-Based Many-CoresACM Transactions on Embedded Computing Systems10.1145/318217317:3(1-26)Online publication date: 23-Apr-2018
https://dl.acm.org/doi/10.1145/3182173
Pourmohseni BWildermann SGlaß MTeich JBini EPagetti C(2017)Predictable run-time mapping reconfiguration for real-time applications on many-core systemsProceedings of the 25th International Conference on Real-Time Networks and Systems10.1145/3139258.3139278(148-157)Online publication date: 4-Oct-2017
https://dl.acm.org/doi/10.1145/3139258.3139278
Chao HTung SHsiung P(2016)Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-ChipACM Transactions on Reconfigurable Technology and Systems10.1145/289263310:1(1-25)Online publication date: 24-Sep-2016
https://dl.acm.org/doi/10.1145/2892633
El-Antably AGruber OFournel NRousseau FNicolescu GGerstlauer A(2015)Transparent and portable agent based task migration for data-flow applications on multi-tiled architecturesProceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis10.5555/2830840.2830860(183-192)Online publication date: 4-Oct-2015
https://dl.acm.org/doi/10.5555/2830840.2830860
Jahn JPagani SKobbe SChen JHenkel J(2015)Runtime Resource Allocation for Software PipelinesACM Transactions on Parallel Computing10.1145/27423472:1(1-23)Online publication date: 21-May-2015
https://dl.acm.org/doi/10.1145/2742347
Diguet JDavid EOrdonez Mde Azevedo RKinget P(2014)Self-Adaptive Network On ChipsProceedings of the 27th Symposium on Integrated Circuits and Systems Design10.1145/2660540.2660992(1-6)Online publication date: 1-Sep-2014
https://dl.acm.org/doi/10.1145/2660540.2660992
Quan WPimentel AChatha KErnst RRaghunathan AIyer R(2014)A system-level simulation framework for evaluating task migration in MPSoCsProceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems10.1145/2656106.2656111(1-9)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656106.2656111
Jahn JPagani SChen JHenkel JHenkel J(2013)MOMAProceedings of the International Conference on Computer-Aided Design10.5555/2561828.2561928(508-515)Online publication date: 18-Nov-2013
https://dl.acm.org/doi/10.5555/2561828.2561928
Jahn JHenkel JMacii E(2013)PipeletsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485647(1516-1521)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485647
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Run-time management of a MPSoC containing FPGA fabric tiles

Fingerprint image processing acceleration through run-time reconfigurable hardware

On-Chip Reconfigurable Hardware Accelerators for Popcount Computations

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Run-time management of a MPSoC containing FPGA fabric tiles

Fingerprint image processing acceleration through run-time reconfigurable hardware

On-Chip Reconfigurable Hardware Accelerators for Popcount Computations

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations