Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1109/IPDPS.2005.91guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

An Efficient R-Mesh Implementation of LDPC Codes Message-Passing Decoder

Published: 04 April 2005 Publication History

Abstract

In this paper we propose a constant-time parallel algorithm for implementing the message-passing decoder of LDPC codes on a two dimensional RMesh, trying to keep the number of processors small. The R-Mesh provides dynamic reconfiguration, hardware reuse, and flexibility to problem changes. To decode a different code, we may simply set up the required connections between the bit-nodes and check-nodes by modifying the initialization phase of the R-Mesh algorithm. No extra wiring or hardware changes are required, as compared to other existing approaches. Moreover, the same hardware can implement the decoder in both probability and logarithm domains. We illustrate that the R-Mesh is an efficient model for parallel implementation of the decoder in terms of time complexity, flexibility to problem changes and simplicity of routing messages.

References

[1]
R. G. Gallager, "Low-Density Parity-Check Codes," IRE Trans. Inform. Theory, vol. IT-8, pp. 21- 28, Jan. 1962.
[2]
R. G. Gallager, "Low-Density Parity-Check Codes," MIT Press, Cambridge, MA, 1963.
[3]
John R. Barry, "Low-Density Parity-Check Codes," http://users.ece.gatech.edu/~barry/6606/handouts/ldpc.pdf.
[4]
A.J. Blanksby, C. J. Howland, "A 690-mW 1- Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE Journal of Solid-State Circuits, vol. 37, pp. 404-412, March 2002.
[5]
G. Al-Rawi, J. Cioffi, R. Motwani, M. Horowitz, "Optimizing iterative decoding of low-density parity check codes on programmable pipelined parallel architectures," IEEE Globecom Conf., vol. 5, pp. 3012-3018, Nov. 2001.
[6]
B. Levine, R. R. Taylor, H. Schmit, "Implementation of Near Shannon Limit Error Correcting Codes Using Reconfigurable hardware," IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 217-226, April 2000.
[7]
R. Vaidynathan and J. L. Trahan, Dynamic Reconfiguration: Architectures and Algorithms, Kluwer Pub., 2003.
[8]
K. Nakano, "A Bibliography of Published Papers on Dynamically Reconfigurable Architectures," Parallel Proc. Letters, vol. 5, pp. 111- 124, 1995.
[9]
Z. Guo, R. Melhem, R. Hall, D. Chiarulli, and S. Levitan, "Array processors with pipelined optical busses," Journal of Parallel Distributed Computing, vol. 12, pp 269-282, 1991.
[10]
S. Pavel and S. G. Akl, "Integer sorting and routing in arrays with reconfigurable optical buses," Proc. International Conf. on Parallel Processing, pp. 90-94, 1996.
[11]
C. Qiao and R. Melhem, "Time-division optical communications in multiprocessor arrays," IEEE Trans. on Computers, vol. 42, pp 577-590, 1993.
[12]
J. L. Trahan, A. G. Bourgeois, Y. Pan, and R. Vaidyanathan, "An Optimal and Scalable Algorithm for Permutation Routing on Reconfigurable Linear Arrays with Optically Pipelined Buses," Journal of Parallel and Distributed Computing, vol. 60, pp. 1125-1136, 2000.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 8 - Volume 09
April 2005
ISBN:0769523129

Publisher

IEEE Computer Society

United States

Publication History

Published: 04 April 2005

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 0
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 03 Sep 2024

Other Metrics

Citations

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media