research-article

Evolution of the samsung exynos CPU microarchitecture

Authors:

Gerald Zuraski, Jr.,

Daniel A. Jiménez,

Edward Brekelbaum,

Ankit GhiyaAuthors Info & Claims

ISCA '20: Proceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture

Pages 40 - 51

https://doi.org/10.1109/ISCA45697.2020.00015

Published: 23 September 2020 Publication History

Abstract

The Samsung Exynos family of cores are high-performance "big" processors developed at the Samsung Austin Research & Design Center (SARC) starting in late 2011. This paper discusses selected aspects of the microarchitecture of these cores - specifically perceptron-based branch prediction, Spectre v2 security enhancements, micro-operation cache algorithms, prefetcher advancements, and memory latency optimizations. Each micro-architecture item evolved over time, both as part of continuous yearly improvement, and in reaction to changing mobile workloads.

References

[1]

B. Burgess, "Samsung Exynos M1 Processor," in IEEE Hot Chips 28, 2016.

[2]

J. Rupley, "Samsung Exynos M3 Processor," in IEEE Hot Chips 30, 2018.

[3]

J. Rupley, B. Burgess, B. Grayson and G. Zuraski, "Samsung M3 Processor," IEEE Micro, Vol 39, March-April 2019.

[4]

ARM Incorporated, "ARM Architectural Reference Manual ARMv8, for Armv8-A architectural profile," Revision E.a, 2019.

[5]

E. Perelman, G. Hamerly, M. V. Biesbrouck, T. Sherwood and B. Calder, "Using SimPoint for Accurate and Efficient Simulation," in ACM SIGMETRICS Performance Evaluation Review, 2003.

[6]

D. A. Jiménez and C. Lin, "Dynamic Branch Prediction with Perceptrons," in High-Performance Computer Architecture (HPCA), 2001.

[7]

D. A. Jiménez, "Fast Path-Based Neural Branch Prediction," in Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO-36), 2003.

[8]

D. A. Jiménez, "An Optimized Scaled Neural Branch Predictor," in IEEE 29th International Conference on Computer Design (ICCD), 2011.

[9]

D. A. Jiménez, "Strided Sampling Hashed Perceptron Predictor," in Championship Branch Prediction (CBP-4), 2014.

[10]

D. Tarjan and K. Skadron, "Merging Path and Gshare Indexing in Perceptron Branch Prediction," Transactions on Architecture and Code Optimization, 2005.

[11]

S. McFarling, "Combining Branch Predictors. TN-36," Digital Equipment Corporation, Western Research Laboratory, 1993.

[12]

T.-Y. Yeh and Y. N. Patt, "Two-level Adaptive Branch Prediction," in 24th ACM/IEEE International Symposium on Microarchitecture (MICRO-24), 1991.

[13]

R. Nair, "Dynamic Path-based Branch Correlation," in 28th Annual International Symposium on Microarchitecture (MICRO-28), 1995.

[14]

"CBP-5 Kit," in 5th Championship Branch Prediction Workshop (CBP-5), 2016.

[15]

A. Seznec, "Analysis of the O-GEometric History Length Branch Predictor," in 32nd International Symposium on Computer Architecture (ISCA-32), 2005.

[16]

P.-Y. Chang, M. Evers and Y. N. Patt, "Improving Branch Prediction Accuracy by Reducing Pattern History Table Interference," in Conference on Parallel Architectures and Compilation Technique (PACT), 1996.

[17]

H. Kim, J. A. Joao, O. Mutlu, C. J. Lee, Y. N. Patt and R. Cohn, "Virtual Program Counter (VPC) Prediction: Very Low Cost Indirect Branch Prediction Using Conditional Branch Prediction Hardware," IEEE Transactions on Computers, vol. 58, no. 9, 2009.

[18]

J. Dundas and G. Zuraski, "High Performance Zero Bubble Conditional Branch Prediction using Micro Branch Target Buffer," United States Patent 10,402,200, 2019.

[19]

E. Jacobson, E. Rotenberg and J. E. Smith, "Assigning Confidence to Conditional Branch Predictions," in 29th International Symposium on Microarchitecture (MICRO-29), 1996.

[20]

R. Jumani, F. Zou, M. Tkaczyk and E. Quinnell, "Mispredict Recovery Apparatus and Method for Branch and Fetch Pipelines," Patent Pending.

[21]

P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz and Y. Yarom, "Spectre Attacks: Exploiting Speculative Execution," in IEEE Symposium on Security and Privacy, 2018.

[22]

M. Tkaczyk, E. Quinnell, B. Grayson, B. Burgess and M. B. Barakat, "Secure Branch Predictor with Context-Specific Learned Instruction Target Address Encryption," Patent Pending.

[23]

C. E. Shannon, "A Mathematical Theory of Cryptography," Bell System Technical Memo MM 45-110-02, September 1, 1945.

[24]

M. K. Qureshi, "CEASER: mitigating conflict-based cache attacks via encrypted-address and remapping," in Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-51), 2018.

[25]

B. Solomon, A. Mendelson, D. Orenstien, Y. Almog and R. Ronen, "Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003.

[26]

E. Quinnell, R. Hensley, M. Tkaczyk, J. Dundas, M. S. S. Govindan and F. Zou, "Micro-operation Cache Using Predictive Allocation," Patent Pending.

[27]

J. Smith and A. Pleszkun, "Implementation of Precise Interrupts in Pipelined Processors," in 12th Annual International Symposium on Computer Architecture (ISCA-12), 1985.

[28]

A. Radhakrishnan and K. Sundaram, "Address Re-ordering Mechanism for Efficient Pre-fetch Training in an Out-of order Processor," United States Patent 10,031,851, 2018.

[29]

S. Iacobovici, L. Spracklen, S. Kadambi, Y. Chou and S. G. Abraham, "Effective stream-based and execution-based data prefetching," in Proceedings of the 18th Annual International Conference on Supercomputing (ICS-18), 2004.

[30]

A. Radhakrishnan and K. Sundaram, "Adaptive Mechanism to tune the Degree of Pre-fetches Streams," United States Patent 9,665,491, 2017.

[31]

A. Radhakrishnan, K. Lepak, R. Gopal, M. Chinnakonda, K. Sundaram and B. Grayson, "Pre-fetch Chaining," United States Patent 9,569,361, 2017.

[32]

S. Somogyi, T. F. Wenisch, A. Ailamaki, B. Falsafi and A. Moshovos, "Spatial Memory Streaming," in 33rd International Symposium on Computer Architecture (ISCA-33), 2006.

[33]

E. A. Brekelbaum and A. Radhakrishnan, "System and Method for Spatial Memory Streaming Training," United States Patent 10,417,130, 2019.

[34]

E. Brekelbaum and A. Ghiya, "Integrated Confirmation Queues," United States Patent 10,387,320, 2019.

[35]

Y. Tian, T. Nakra, K. Nguyen, R. Reddy and E. Silvera, "Coordinated Cache Management Policy for an Exclusive Cache Hierarchy." Patent patent pending, 2017.

[36]

J. Kim, S. H. Pugsley, P. V. Gratz, A. L. N. Reddy, C. Wilkerson and Z. Chishti, "Path confidence based lookahead prefetching," in Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-49), 2016.

[37]

V. Sinha, H. Le, T. Nakra, Y. Tian, A. Patel and O. Torres, "Speculative DRAM Read, in Parallel with Cache Level Search, Leveraging Interconnect Directory," Patent Pending.

Cited By

Xue FHan CLi XWu JZhang TLiu THao YDu ZGuo QZhang F(2024)Tyche: An Efficient and General Prefetcher for Indirect Memory AccessesACM Transactions on Architecture and Code Optimization10.1145/3641853Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1145/3641853
Hassan MPark CBlack-Schaffer D(2023)Protean: Resource-efficient Instruction PrefetchingProceedings of the International Symposium on Memory Systems10.1145/3631882.3631904(1-13)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3631882.3631904
Perais ASheikh R(2023)Branch Target Buffer OrganizationsProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623774(240-253)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623774
Show More Cited By

Recommendations

The HP PA-8000 RISC CPU

The PA-8000 RISC CPU is the first implementation of a new generation of microprocessors from Hewlett-Packard Company. The processor was designed for high-end systems and to support the new 64-bit PA-RISC 2.0 architecture. The aggressive four-way ...
Post-Fabrication Microarchitecture
MICRO '21: MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture

Microarchitectural enhancements that improve performance generally, across many workloads, are favored in superscalar processor design. Targeting general performance is necessary but it also constrains some microarchitecture innovation. We explore ...
B-Fetch: Branch Prediction Directed Prefetching for In-Order Processors

Computer architecture is beset by two opposing trends. Technology scaling and deep pipelining have led to high memory access latencies; meanwhile, power and energy considerations have revived interest in traditional in-order processors. In-order ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '20: Proceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture

May 2020

1152 pages

ISBN:9781728146614

General Chairs:
José Martínez
Cornell University
,
José Duato
Universitat Politècnica de València
,
Program Chair:
Lieven Eeckhout
Ghent University

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture

In-Cooperation

IEEE

Publisher

IEEE Press

Publication History

Published: 23 September 2020

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ISCA '20

Sponsor:

SIGARCH

ISCA '20: The 47th Annual International Symposium on Computer Architecture

May 30 - June 3, 2020

Virtual Event

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
249
Total Downloads

Downloads (Last 12 months)36
Downloads (Last 6 weeks)4

Reflects downloads up to 15 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Xue FHan CLi XWu JZhang TLiu THao YDu ZGuo QZhang F(2024)Tyche: An Efficient and General Prefetcher for Indirect Memory AccessesACM Transactions on Architecture and Code Optimization10.1145/3641853Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1145/3641853
Hassan MPark CBlack-Schaffer D(2023)Protean: Resource-efficient Instruction PrefetchingProceedings of the International Symposium on Memory Systems10.1145/3631882.3631904(1-13)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3631882.3631904
Perais ASheikh R(2023)Branch Target Buffer OrganizationsProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3623774(240-253)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3623774
Schall DSandberg AGrot B(2023)Warming Up a Cold Front-End with IgniteProceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3613424.3614258(254-267)Online publication date: 28-Oct-2023
https://dl.acm.org/doi/10.1145/3613424.3614258
Nagendra NGodala BChaturvedi IPatel AKanev SMoseley TStark JPokam GCampanoni SAugust DSolihin YHeinrich M(2023)EMISSARY: Enhanced Miss Awareness Replacement Policy for L2 Instruction CachingProceedings of the 50th Annual International Symposium on Computer Architecture10.1145/3579371.3589097(1-13)Online publication date: 17-Jun-2023
https://dl.acm.org/doi/10.1145/3579371.3589097
Khan TBrown NSriraman ASoundararajan NKumar RDevietti JSubramoney SPokam GLitz HKasikci B(2021)Twig: Profile-Guided BTB Prefetching for Data Center ApplicationsMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480124(816-829)Online publication date: 18-Oct-2021
https://dl.acm.org/doi/10.1145/3466752.3480124
Perais A(2021)Leveraging Targeted Value Prediction to Unlock New Hardware Strength Reduction PotentialMICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/3466752.3480050(792-803)Online publication date: 18-Oct-2021
https://dl.acm.org/doi/10.1145/3466752.3480050
Khan TZhang DSriraman ADevietti JPokam GLitz HKasikci BMartínez JDuato JJohn L(2021)RippleProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00063(734-747)Online publication date: 14-Jun-2021
https://dl.acm.org/doi/10.1109/ISCA52012.2021.00063
Ros AJimborean AMartínez JDuato JJohn L(2021)A cost-effective entangling prefetcher for instructionsProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00017(99-111)Online publication date: 14-Jun-2021
https://dl.acm.org/doi/10.1109/ISCA52012.2021.00017

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents