Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1109/ISPASS.2008.4510744guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Pinpointing and Exploiting Opportunities for Enhancing Data Reuse

Published: 20 April 2008 Publication History

Abstract

The potential for improving the performance of data-intensive scientific programs by enhancing data reuse in cache is substantial because CPUs are significantly faster than memory. Traditional performance tools typically collect or simulate cache miss counts or rates and attribute them at the function level. While such information identifies program scopes that exhibit a large cache miss rate, it is often insufficient to diagnose the causes for poor data locality and to identify what program transformations would improve memory hierarchy utilization. This paper describes an approach that uses memory reuse distance to identify an application's most significant memory access patterns causing cache misses and provide insight into ways of improving data reuse. Unlike previous approaches, our tool combines (1) analysis and instrumentation of fully optimized binaries, (2) online analysisof reuse patterns, (3) fine-grain attribution of measurements and models to statements, loops and variables, and (4) static analysis of access patterns to quantify spatial reuse. We demonstrate the effectiveness of our approach for understanding reuse patterns in two scientific codes: one for simulating neutron transport and a second for simulating turbulent transport in burning plasmas. Our tools pinpointed opportunities for enhancing data reuse. Using this feedback as a guide, we transformed the codes, reducing their misses at various levels of the memory hierarchy by integer factors and reducing their execution time by as much as 60% and 33%, respectively.

Cited By

View all
  • (2019)Redundant loadsProceedings of the 41st International Conference on Software Engineering10.1109/ICSE.2019.00103(982-993)Online publication date: 25-May-2019
  • (2013)Imbalanced cache partitioning for balanced data-parallel programsProceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/2540708.2540734(297-309)Online publication date: 7-Dec-2013
  • (2013)Toward application-specific memory reconfiguration for energy efficiencyProceedings of the 1st International Workshop on Energy Efficient Supercomputing10.1145/2536430.2536434(1-8)Online publication date: 17-Nov-2013
  • Show More Cited By

Index Terms

  1. Pinpointing and Exploiting Opportunities for Enhancing Data Reuse
    Index terms have been assigned to the content through auto-classification.

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image Guide Proceedings
    ISPASS '08: Proceedings of the ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software
    April 2008
    232 pages
    ISBN:9781424422326

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 20 April 2008

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 18 Aug 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2019)Redundant loadsProceedings of the 41st International Conference on Software Engineering10.1109/ICSE.2019.00103(982-993)Online publication date: 25-May-2019
    • (2013)Imbalanced cache partitioning for balanced data-parallel programsProceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture10.1145/2540708.2540734(297-309)Online publication date: 7-Dec-2013
    • (2013)Toward application-specific memory reconfiguration for energy efficiencyProceedings of the 1st International Workshop on Energy Efficient Supercomputing10.1145/2536430.2536434(1-8)Online publication date: 17-Nov-2013
    • (2011)Understanding stencil code performance on multicore architecturesProceedings of the 8th ACM International Conference on Computing Frontiers10.1145/2016604.2016641(1-10)Online publication date: 3-May-2011
    • (2011)Towards architecture independent metrics for multicore performance analysisACM SIGMETRICS Performance Evaluation Review10.1145/1925019.192502238:3(10-14)Online publication date: 3-Jan-2011
    • (2010)Accelerating multicore reuse distance analysis with sampling and parallelizationProceedings of the 19th international conference on Parallel architectures and compilation techniques10.1145/1854273.1854286(53-64)Online publication date: 11-Sep-2010
    • (2009)A case for compiler-driven superpage allocationProceedings of the 47th annual ACM Southeast Conference10.1145/1566445.1566553(1-4)Online publication date: 19-Mar-2009

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media