research-article

Flow-Based Simulation Methodology

Author:

Morteza HoseinzadehAuthors Info & Claims

IEEE Computer Architecture Letters, Volume 17, Issue 1

Pages 51 - 54

https://doi.org/10.1109/LCA.2017.2756051

Published: 01 January 2018 Publication History

Abstract

This paper presents flow-based simulation, a new methodology for evaluating novel and intricate computer system designs. The main idea of flow-based simulation is to keep the history of every simulated memory element, instead of its latest value, to make it time bonded so that sliding the time forward and backward changes the state of the system accordingly. Having this opportunity, new architectural designs can be evaluated in terms of timing and energy by implementing only a functional simulation. Due to serial execution, the process of the design in a flow-based simulation is traceable and easy to understand. As a result, comparing with cycle-driven and event-driven techniques, complicated algorithms can be evaluated much easier. Flow-based simulation simplifies the burden of the timing simulation, and consequently leads to faster development and simulation time.

References

[1]

D. Sanchez and C. Kozyrakis, “ZSim: fast and accurate microarchitectural simulation of thousand-core systems,” in Proc. 40th Annu. Int. Symp. Comput. Archit., 2013, pp. 475–486.

Digital Library

Google Scholar

[2]

J. E. Miller et al., “Graphite: A distributed parallel simulator for multicores,” in Proc. 16th Int. Symp. High-Perform. Comput. Archit., 2010, pp. 1–12.

Crossref

Google Scholar

[3]

D. Chiou et al., “FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators,” in Proc. 40th Annu. IEEE/ACM Int. Symp. Microarchitecture, 2007, pp. 249–261.

Digital Library

Google Scholar

[4]

A. Patel et al., “MARSS: a full system simulator for multicore x86 CPUs,” in Proc. 48th Des. Autom. Conf., 2011, pp. 1050–1055.

Digital Library

Google Scholar

[5]

P. Ren et al., “HORNET: A cycle-level multicore simulator,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. Volume 31, no. Issue 6, pp. 890–903, 2012.

Digital Library

Google Scholar

[6]

N. Binkert et al., “The gem5 simulator,” ACM SIGARCH Comput. Archit. News, vol. Volume 39, no. Issue 2, pp. 1–7, 2011.

Digital Library

Google Scholar

[7]

M. Hoseinzadeh, M. Arjomand, and H. Sarbazi-Azad, “Reducing access latency of MLC PCMs through line striping,” in Proc. 41st Annu. Int. Symp. Comput. Archit., 2014, pp. 277–288. {Online}. Available: http://dl.acm.org/citation.cfm?id=2665671.2665713

Digital Library

Google Scholar

[8]

M. Hoseinzadeh, M. Arjomand, and H. Sarbazi-Azad, “SPCM: The striped phase change memory,” ACM Trans. Archit. Code Optim., vol. Volume 12, no. Issue 4, pp. 38:1–38:25, 2015. {Online}. Available:

Digital Library

Google Scholar

[9]

D. Dahl, I. Ndip, K. D. Lang, and C. Schuster, “Effect of 3D stack-up integration on through silicon via characteristics,” in Proc. IEEE 21st Workshop Signal Power Integrity, May 2017, pp. 1–4.

Crossref

Google Scholar

[10]

J. Gubbi, R. Buyya, S. Marusic, and M. Palaniswami, “Internet of things (IoT): A vision, architectural elements, and future directions,” Future Generation Comput. Syst., vol. Volume 29, no. Issue 7, pp. 1645–1660, 2013.

Digital Library

Google Scholar

[11]

P. S. Magnusson et al., “Simics: A full system simulation platform,” IEEE Comput., vol. Volume 35, no. Issue 2, pp. 50–58, 2002.

Digital Library

Google Scholar

[12]

C. Bienia and K. Li, “Parsec 2.0: A new benchmark suite for chip-multiprocessors,” in Proc. 5th Annu. Workshop Model. Benchmarking Simul., vol. Volume 2011, 2009.

Google Scholar

Cited By

View all

Mhatre SChandran PHong JLanperne MPark JCerny TShahriar H(2023)On the Measurement of Performance Metrics for Virtualization-Enhanced ArchitecturesProceedings of the 38th ACM/SIGAPP Symposium on Applied Computing10.1145/3555776.3577705(49-56)Online publication date: 27-Mar-2023
https://dl.acm.org/doi/10.1145/3555776.3577705
Mhatre SChandran PHung CCerny TShin DBechini A(2020)On making xen detect hypercalls and memory accesses for simulating virtualization-enabled processorsProceedings of the 35th Annual ACM Symposium on Applied Computing10.1145/3341105.3373975(154-161)Online publication date: 30-Mar-2020
https://dl.acm.org/doi/10.1145/3341105.3373975

Recommendations

Multi-fidelity modeling & simulation methodology for simulation speed up
SIGSIM PADS '14: Proceedings of the 2nd ACM SIGSIM Conference on Principles of Advanced Discrete Simulation

M&S-based analysis has been performed for simulation experiments of all possible input combinations as a 'what-if' analysis causing the simulation to be extremely time-consuming. To resolve this problem, this paper proposes a multi-fidelity M&S ...
Statistical Methodology for WEB-Based Simulation
DS-RT '03: Proceedings of the Seventh IEEE International Symposium on Distributed Simulation and Real-Time Applications

This paper describes a procedure for assigning simulation trials to a set of parallel processors for the purpose of conducting a simulation study, involving a complex simulation model, in near real time. Unlike distributed simulation, where a complex ...
MPI-based distribution in DEVS simulation
IITA'09: Proceedings of the 3rd international conference on Intelligent information technology application

Discrete EVent system Specification(DEVS) is widely used in modeling and simulation for the interoperability, re-useability, and composability. The Distributed and Parallel DEVS is developed to study the complex problems. But the available ...

Comments

Information & Contributors

Information

Published In

cover image IEEE Computer Architecture Letters

IEEE Computer Architecture Letters Volume 17, Issue 1

January 2018

99 pages

ISSN:1556-6056

Issue’s Table of Contents

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 January 2018

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Mhatre SChandran PHong JLanperne MPark JCerny TShahriar H(2023)On the Measurement of Performance Metrics for Virtualization-Enhanced ArchitecturesProceedings of the 38th ACM/SIGAPP Symposium on Applied Computing10.1145/3555776.3577705(49-56)Online publication date: 27-Mar-2023
https://dl.acm.org/doi/10.1145/3555776.3577705
Mhatre SChandran PHung CCerny TShin DBechini A(2020)On making xen detect hypercalls and memory accesses for simulating virtualization-enabled processorsProceedings of the 35th Annual ACM Symposium on Applied Computing10.1145/3341105.3373975(154-161)Online publication date: 30-Mar-2020
https://dl.acm.org/doi/10.1145/3341105.3373975

Abstract

References

Cited By

Recommendations

Multi-fidelity modeling & simulation methodology for simulation speed up

Statistical Methodology for WEB-Based Simulation

MPI-based distribution in DEVS simulation

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Share

Share this Publication link

Share on social media

Affiliations