Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Revisiting Black-Hat HLS: A Lightweight Countermeasure to HLS-Aided Trojan Attack

Published: 26 October 2023 Publication History

Abstract

One of the dark side of horizontal semiconductor business model could be the supply of compromised computer-aided design (CAD) tools by an adversary to the designers. A compromised or black-hat high-level synthesis (HLS) tool may secretly insert Trojan into the design being synthesized to affect its functional or nonfunctional aspects. Recently, a black-hat HLS was presented which inserts fake operations during the scheduling process to enable battery exhaustion attack. In this letter, we present a framework to detect the fake operations inserted by a compromised HLS with the help of scheduling information provided by the tool. We implemented our detection framework on a number of benchmarks and analyzed the detection time and accuracy. We also analyzed the cost of fake operation insertion in terms of design area and delay overhead.

References

[1]
I. Polian, G. T. Becker, and F. Regazzoni, “Trojans in early design steps—An emerging threat,” in Proc. TRUDEVICE, 2016, pp. 55:1–55:6.
[2]
J. S. Hurtarte, E. A. Wolsheimer, and L. M. Tafoya, Understanding Fabless IC Technology. Amsterdam, The Netherlands: Elsevier, 2007.
[3]
C. Pilato, S. Garg, K. Wu, R. Karri, and F. Regazzoni, “Securing hardware accelerators: A new challenge for high-level synthesis,” IEEE Embedded Syst. Lett., vol. 10, no. 3, pp. 77–80, Sep. 2018.
[4]
C. Pilato, K. Basu, F. Regazzoni, and R. Karri, “Black-hat high-level synthesis: Myth or reality?” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 27, no. 4, pp. 913–926, Apr. 2019.
[5]
K. Basuet al., “CAD-Base: An attack vector into the electronics supply chain,” ACM Trans. Des. Autom. Electron. Syst., vol. 24, no. 4, pp. 1–30, 2019.
[6]
C. Pilato and F. Ferrandi, “Bambu: A modular framework for the high-level synthesis of memory-intensive applications,” in Proc. FPL, 2013, pp. 1–4.
[7]
M. Abderehman, R. Gupta, R. R. Theegala, and C. Karfa, “BLAST: Belling the black-hat high-level synthesis tool,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 41, no. 11, pp. 3661–3672, Nov. 2022.
[8]
A. Sengupta, D. Roy, S. P. Mohanty, and P. Corcoran, “DSP design protection in CE through algorithmic transformation based structural obfuscation,” IEEE Trans. Consum. Electron., vol. 63, no. 4, pp. 467–476, Nov. 2017.
[9]
S. A. Islam, L. K. Sah, and S. Katkoori, “High-level synthesis of key-obfuscated RTL IP with design lockout and camouflaging,” ACM Trans. Des. Autom. Electron. Syst., vol. 26, no. 1, pp. 1–35, 2021.
[10]
A. Sengupta, S. P. Mohanty, F. Pescador, and P. Corcoran, “Multi-phase obfuscation of fault secured DSP designs with enhanced security feature,” IEEE Trans. Consum. Electron., vol. 64, no. 3 pp. 356–364, Aug. 2018.
[11]
A. Sengupta and D. Roy, “Protecting an intellectual property core during architectural synthesis using high-level transformation based obfuscation,” IET Electron. Lett., vol. 53, no. 13, pp. 849–851, 2017.
[12]
NanGate 15nm open cell library.” Accessed: Sep. 2022. [Online]. Available: https://www.nangate.com/?pageid=2328

Recommendations

Comments

Information & Contributors

Information

Published In

cover image IEEE Embedded Systems Letters
IEEE Embedded Systems Letters  Volume 16, Issue 2
June 2024
162 pages

Publisher

IEEE Press

Publication History

Published: 26 October 2023

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 0
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Jan 2025

Other Metrics

Citations

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media