research-article

Refactoring for Data Locality

Authors:

Kristof Beyls,

Erik H. D'HollanderAuthors Info & Claims

Computer, Volume 42, Issue 2

Pages 62 - 71

https://doi.org/10.1109/MC.2009.57

Published: 01 February 2009 Publication History

Publisher Site

Abstract

Suggestions for locality optimizations (SLO), a cache profiling tool, analyzes runtime reuse paths to find the root causes of poor data locality, and suggests the most promising code optimizations. Refactoring using the hints of the SLO analyzer doubles the average execution speed of several SPEC2000 benchmark programs.

Cited By

View all

Barai ASanthi NRazzak AEidenbenz SBadawy A(2023)LLVM Static Analysis for Program Characterization and Memory Reuse Profile EstimationProceedings of the International Symposium on Memory Systems10.1145/3631882.3631885(1-6)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3631882.3631885
Li BSu PChabbi MJiao SLiu XDubach CBruening DHardekopf B(2023)DJXPerf: Identifying Memory Inefficiencies via Object-Centric Profiling for JavaProceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization10.1145/3579990.3580010(81-94)Online publication date: 17-Feb-2023
https://dl.acm.org/doi/10.1145/3579990.3580010
You XYang HLei KLuan ZQian DAamodt TJerger NSwift M(2023)VClinic: A Portable and Efficient Framework for Fine-Grained Value ProfilersProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 210.1145/3575693.3576934(892-904)Online publication date: 27-Jan-2023
https://dl.acm.org/doi/10.1145/3575693.3576934
Show More Cited By

Index Terms

Refactoring for Data Locality
1. General and reference
  1. Cross-computing tools and techniques
    1. Metrics
2. Software and its engineering
  1. Software notations and tools

Recommendations

Exploiting spatial locality in data caches using spatial footprints
Special Issue: Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98)

Modern cache designs exploit spatial locality by fetching large blocks of data called cache lines on a cache miss. Subsequent references to words within the same cache line result in cache hits. Although this approach benefits from spatial locality, ...
TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs

Translation Lookaside Buffers (TLBs) are critical to overall system performance. Much past research has addressed uniprocessor TLBs, lowering access times and miss rates. However, as Chip MultiProcessors (CMPs) become ubiquitous, TLB design and ...
Exploiting spatial locality in data caches using spatial footprints
ISCA '98: Proceedings of the 25th annual international symposium on Computer architecture

Modern cache designs exploit spatial locality by fetching large blocks of data called cache lines on a cache miss. Subsequent references to words within the same cache line result in cache hits. Although this approach benefits from spatial locality, ...

Comments

Information & Contributors

Information

Published In

Computer Volume 42, Issue 2

February 2009

92 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 February 2009

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

28
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 24 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Barai ASanthi NRazzak AEidenbenz SBadawy A(2023)LLVM Static Analysis for Program Characterization and Memory Reuse Profile EstimationProceedings of the International Symposium on Memory Systems10.1145/3631882.3631885(1-6)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3631882.3631885
Li BSu PChabbi MJiao SLiu XDubach CBruening DHardekopf B(2023)DJXPerf: Identifying Memory Inefficiencies via Object-Centric Profiling for JavaProceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization10.1145/3579990.3580010(81-94)Online publication date: 17-Feb-2023
https://dl.acm.org/doi/10.1145/3579990.3580010
You XYang HLei KLuan ZQian DAamodt TJerger NSwift M(2023)VClinic: A Portable and Efficient Framework for Fine-Grained Value ProfilersProceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 210.1145/3575693.3576934(892-904)Online publication date: 27-Jan-2023
https://dl.acm.org/doi/10.1145/3575693.3576934
Li BZhao QJiao SLiu XCosta XHassanieh HAsadi ACox LPerino DWidmer JGiustiniano D(2023)DroidPerf: Profiling Memory Objects on Android DevicesProceedings of the 29th Annual International Conference on Mobile Computing and Networking10.1145/3570361.3592503(1-15)Online publication date: 2-Oct-2023
https://dl.acm.org/doi/10.1145/3570361.3592503
Zhao QLiu XChabbi MCuicchi CQualters IKramer W(2020)DrCCTProfProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.5555/3433701.3433740(1-16)Online publication date: 9-Nov-2020
https://dl.acm.org/doi/10.5555/3433701.3433740
Lezos CDimitroulakos GLatifis IMasselos K(2020)A Locality Optimizer for Loop-dominated Applications Based on Reuse Distance AnalysisACM Transactions on Design Automation of Electronic Systems10.1145/339818925:6(1-26)Online publication date: 2-Sep-2020
https://dl.acm.org/doi/10.1145/3398189
Shen DChabbi MLiu X(2018)An Evaluation of Vectorization and Cache Reuse Tradeoffs on Modern CPUsProceedings of the 9th International Workshop on Programming Models and Applications for Multicores and Manycores10.1145/3178442.3178445(21-30)Online publication date: 24-Feb-2018
https://dl.acm.org/doi/10.1145/3178442.3178445
Yu CRoy PBai YYang HLiu X(2018)LWPTool: A Lightweight Profiler to Guide Data Layout OptimizationIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2018.284099229:11(2489-2502)Online publication date: 11-Oct-2018
https://dl.acm.org/doi/10.1109/TPDS.2018.2840992
Stratis PRajan ALo DApel SKhurshid S(2016)Test case permutation to improve execution timeProceedings of the 31st IEEE/ACM International Conference on Automated Software Engineering10.1145/2970276.2970331(45-50)Online publication date: 25-Aug-2016
https://dl.acm.org/doi/10.1145/2970276.2970331
Rajan ANoureddine AStratis PGenero MJedlitschka AJørgensen MScanniello GSampath SCaivano DPort D(2016)A Study on the Influence of Software and Hardware Features on Program EnergyProceedings of the 10th ACM/IEEE International Symposium on Empirical Software Engineering and Measurement10.1145/2961111.2962593(1-10)Online publication date: 8-Sep-2016
https://dl.acm.org/doi/10.1145/2961111.2962593
Show More Cited By

Abstract

Cited By

Index Terms

Recommendations

Exploiting spatial locality in data caches using spatial footprints

TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs

Exploiting spatial locality in data caches using spatial footprints

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations