Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

I-DVFS: Instantaneous Frequency Switch During Dynamic Voltage and Frequency Scaling

Published: 01 September 2021 Publication History
  • Get Citation Alerts
  • Abstract

    This work presents I-DVFS: a novel approach to perform instantaneously the frequency switch during dynamic voltage frequency scaling (DVFS). The I-DVFS, unlike legacy DVFS, does not require halting an IPs execution to perform a DVFS transition, and thus, the performance overhead of DVFS is both reduced and more deterministic. Such attributes enable the more frequent use of DVFS and, thus, improve an IPs performance, power, and energy efficiency. Nonetheless, the overlapping of an IPs DVFS transition with the normal IPs execution creates a number of issues that need careful treatment at design time to ensure the reliable operation in the field. This article presents these issues and elucidates on how they are addressed in an implementation of I-DVFS that has been productized and can be found in millions of CPUs.

    References

    [2]
    E. Rotem, R. Ginosar, A. Mendelson, and U. C. Weiser, “Power and thermal constraints of modern system-on-a-chip computer,” in Proc. Int. Workshop Thermal Investigations ICs Syst., 2013, pp. 141–146.
    [3]
    T. Fischer, J. Desai, B. Doyle, S. Naffziger, and B. Patella, “A 90-nm variable frequency clocksystem for a power-managed Itanium architecture processor,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 218–228, Jan. 2006.
    [4]
    A. Miyoshi, C. Lefurgy, E. V. Hensbergen, R. Rajamony, and R. Rajkumar, “Critical power slope: Understanding the runtime effects of frequency scaling,” in Proc. Int. Conf. Supercomputing, 2002, pp. 35–44.
    [5]
    A. P. Chandrakasan, “Low-power CMOS digital design,” IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473–484, Apr. 1992.
    [6]
    L. Barroso, M. Marty, D. Patterson, and P. Ranganathan, “Attack of the killer microseconds,” Commun. ACM, vol. 60, no. 4, pp. 48–54, Apr. 2017.
    [7]
    I. E. Papazian, “Next 3rd gen intel® xeon® scalable processor (codename: ice lake-SP),” in Proc. Hot Chips, 2020, pp. 1–22.
    [8]
    A. Iyer and D. Marculescu, “Power and performance evaluation of globally asynchronous locally synchronous processors,” in Proc. Int. Symp. Comput. Archit., 2002, pp. 158–168.

    Index Terms

    1. I-DVFS: Instantaneous Frequency Switch During Dynamic Voltage and Frequency Scaling
      Index terms have been assigned to the content through auto-classification.

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image IEEE Micro
      IEEE Micro  Volume 41, Issue 5
      Sept.-Oct. 2021
      126 pages

      Publisher

      IEEE Computer Society Press

      Washington, DC, United States

      Publication History

      Published: 01 September 2021

      Qualifiers

      • Research-article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • 0
        Total Citations
      • 0
        Total Downloads
      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 11 Aug 2024

      Other Metrics

      Citations

      View Options

      View options

      Get Access

      Login options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media