research-article

A Procedure for Placement of Standard-Cell VLSI Circuits

Authors:

A. E. Dunlop,

B. W. KernighanAuthors Info & Claims

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 4, Issue 1

Pages 92 - 98

https://doi.org/10.1109/TCAD.1985.1270101

Published: 01 November 2006 Publication History

Abstract

This paper describes a method of automatic placement for standard cells (polycells) that yields areas within 10-20 percent of careful hand placements. The method is based on graph partitioning to identify groups of modules that ought to be close to each other, and a technique for properly accounting for external connections at each level of partitioning. The placement procedure is in production use as part of an automated design system; it has been used in the design of more than 40 chips, in CMOS, NMOS, and bipolar technologies.

Cited By

View all

Dobbs EFriedman JPaler A(2025)Efficient Quantum Circuit Design with a Standard Cell Approach, with an Application to Neutral Atom Quantum ComputersACM Transactions on Quantum Computing10.1145/36704176:1(1-18)Online publication date: 14-Jan-2025
https://dl.acm.org/doi/10.1145/3670417
Guo LChi YLau JSong LTian XKhatti MQiao WWang JUstun EFang ZZhang ZCong J(2023)TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical DesignACM Transactions on Reconfigurable Technology and Systems10.1145/360933516:4(1-31)Online publication date: 5-Dec-2023
https://dl.acm.org/doi/10.1145/3609335
Guo LMaidee PZhou YLavin CHung ELi WLau JQiao WChi YSong LXiao YKaviani AZhang ZCong J(2023)RapidStream 2.0: Automated Parallel Implementation of Latency–Insensitive FPGA Designs Through Partial ReconfigurationACM Transactions on Reconfigurable Technology and Systems10.1145/359302516:4(1-30)Online publication date: 1-Sep-2023
https://dl.acm.org/doi/10.1145/3593025
Show More Cited By

Recommendations

Consistent placement of macro-blocks using floorplanning and standard-cell placement
ISPD '02: Proceedings of the 2002 international symposium on Physical design

While a number of recent works address large-scale standard-cell placement, they typically assume that all macros are fixed. Floorplanning techniques are very good at handling macros, but do not scale to hundreds of thousands of placeable objects. ...
An Analytical Placer for VLSI Standard Cell Placement

Placement is the process of determining the exact locations of circuit elements within a chip. It is a crucial step in very large scale integration (VLSI) physical design, because it affects routability, performance, and power consumption of a design. ...
Routability driven white space allocation for fixed-die standard-cell placement
ISPD '02: Proceedings of the 2002 international symposium on Physical design

The use of white space in fixed-die standard-cell placement is an effective way to improve routability. In this paper, we present a white space allocation approach that dynamically assigns white space according to the congestion distribution of the ...

Comments

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Volume 4, Issue 1

November 2006

122 pages

ISSN:0278-0070

Issue’s Table of Contents

Publisher

IEEE Press

Publication History

Published: 01 November 2006

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

75
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Dobbs EFriedman JPaler A(2025)Efficient Quantum Circuit Design with a Standard Cell Approach, with an Application to Neutral Atom Quantum ComputersACM Transactions on Quantum Computing10.1145/36704176:1(1-18)Online publication date: 14-Jan-2025
https://dl.acm.org/doi/10.1145/3670417
Guo LChi YLau JSong LTian XKhatti MQiao WWang JUstun EFang ZZhang ZCong J(2023)TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical DesignACM Transactions on Reconfigurable Technology and Systems10.1145/360933516:4(1-31)Online publication date: 5-Dec-2023
https://dl.acm.org/doi/10.1145/3609335
Guo LMaidee PZhou YLavin CHung ELi WLau JQiao WChi YSong LXiao YKaviani AZhang ZCong J(2023)RapidStream 2.0: Automated Parallel Implementation of Latency–Insensitive FPGA Designs Through Partial ReconfigurationACM Transactions on Reconfigurable Technology and Systems10.1145/359302516:4(1-30)Online publication date: 1-Sep-2023
https://dl.acm.org/doi/10.1145/3593025
Guo LMaidee PZhou YLavin CWang JChi YQiao WKaviani AZhang ZCong JAdler MIenne P(2022)RapidStreamProceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/3490422.3502361(1-12)Online publication date: 13-Feb-2022
https://dl.acm.org/doi/10.1145/3490422.3502361
Bustany IJung JMadden PViswanathan NYang SLienig JBehjat LYang S(2021)Still Benchmarking After All These YearsProceedings of the 2021 International Symposium on Physical Design10.1145/3439706.3446885(47-52)Online publication date: 22-Mar-2021
https://dl.acm.org/doi/10.1145/3439706.3446885
Guo LChi YWang JLau JQiao WUstun EZhang ZCong JShannon LAdler M(2021)AutoBridgeThe 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/3431920.3439289(81-92)Online publication date: 17-Feb-2021
https://dl.acm.org/doi/10.1145/3431920.3439289
Kahng AMoyes CVenkatesh SWang LChu CBustany I(2018)Wot the LProceedings of the 2018 International Symposium on Physical Design10.1145/3177540.3178238(2-9)Online publication date: 25-Mar-2018
https://dl.acm.org/doi/10.1145/3177540.3178238
Yang SChang YChen TParameswaran S(2017)Blockage-aware terminal propagation for placement wirelength minimizationProceedings of the 36th International Conference on Computer-Aided Design10.5555/3199700.3199710(73-80)Online publication date: 13-Nov-2017
https://dl.acm.org/doi/10.5555/3199700.3199710
(2017)On solving partition driven standard cell placement problem using firefly-based metaheuristic approachInternational Journal of Bio-Inspired Computation10.1504/IJBIC.2017.0831019:2(121-127)Online publication date: 1-Jan-2017
https://dl.acm.org/doi/10.1504/IJBIC.2017.083101
Ceberio JMendiburu ALozano J(2017)A square lattice probability model for optimising the Graph Partitioning Problem2017 IEEE Congress on Evolutionary Computation (CEC)10.1109/CEC.2017.7969497(1629-1636)Online publication date: 5-Jun-2017
https://dl.acm.org/doi/10.1109/CEC.2017.7969497
Show More Cited By

Abstract

Cited By

Recommendations

Consistent placement of macro-blocks using floorplanning and standard-cell placement

An Analytical Placer for VLSI Standard Cell Placement

Routability driven white space allocation for fixed-die standard-cell placement

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Share

Share this Publication link

Share on social media

Affiliations