Cited By
View all- Coward SDrane TConstantinides G(2024)ROVER: RTL Optimization via Verified E-Graph RewritingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.341015443:12(4687-4700)Online publication date: 1-Dec-2024
- Rasoulinezhad SSiddhartha Zhou HWang LBoland DLeong PNeuendorffer SShannon L(2020)LUXORProceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/3373087.3375303(161-171)Online publication date: 23-Feb-2020
- Tsoumanis KXydis SZervakis GPekmestzi K(2016)Flexible DSP Accelerator Architecture Exploiting Carry-Save ArithmeticIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2015.239097424:1(368-372)Online publication date: 1-Jan-2016
- Show More Cited By