Two Birds With One Stone: Differential Privacy by Low-Power SRAM Memory
Abstract
References
Index Terms
- Two Birds With One Stone: Differential Privacy by Low-Power SRAM Memory
Recommendations
Next high performance and low power flash memory package structure
In general, NAND flash memory has advantages in low power consumption, storage capacity, and fast erase/write performance in contrast to NOR flash. But, main drawback of the NAND flash memory is the slow access time for random read operations. Therefore,...
Clock Power Analysis of Low Power Clock Gated Arithmetic Logic Unit on Different FPGA
CICN '14: Proceedings of the 2014 International Conference on Computational Intelligence and Communication NetworksThis paper, deals with Latch Free Clock Gating technique for reduction of clock power and total power consumption in Low Power Arithmetic and Logic Unit and we have analysed power reduction on different FPGA devices. Without latch free clock gating ...
Racetrack Memory based hybrid Look-Up Table (LUT) for low power reconfigurable computing
AbstractThe large area and high power consumption are the two main bottlenecks in the conventional SRAM-based Field Programmable Gate Arrays (FPGAs). In recent works, resistive Non-Volatile Memories (NVMs) have been widely proposed to tackle the above ...
Highlights- A hybrid LUT with one non-volatile input and multiple volatile inputs.
- The computation and storage are integrated in the non-volatile input.
- The hybrid LUT reduces the area and leakage power with extra reconfigurable resource.
- ...
Comments
Information & Contributors
Information
Published In
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0