FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels
Pages 1854 - 1867
Abstract
In this paper, we explore optimizing the bandwidth utilization of the network-on-chips (NoCs). We propose a flit-level speedup scheme to improve the NoC performance using self-reconfigurable bidirectional channels. For the NoC intrarouter bandwidth, in addition to allowing flits from different packets to use the idle internal bandwidth of the crossbar, our proposed flit-level speedup scheme also allows flits within the same packet to be transmitted simultaneously. For interrouter channels, a distributed channel configuration scheme is developed to dynamically change the link directions. In this way, the effective bandwidth between two routers can change adaptively depending on the run time network traffic. We present the implementation of the proposed flit-level speedup NoC on a 2-D mesh. An input buffer architecture, which supports reading and writing two flits from the same virtual channel at the same time, is proposed. The switch allocator is also designed to support flit-level parallel arbitration. Extensive simulations on both the synthetic traffic and real applications show performance improvement in throughput and latency over the existing architectures using bidirectional channels.
References
[1]
W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Mateo, CA, USA: Morgan Kaufmann, 2003.
[2]
N. E. Jerger and L. S. Peh, On-Chip Networks. New York, NY, USA: Morgan Kaufmann, 2009.
[3]
W. Dally and B. Towles, “Route packets, not wires: On-chip interconnection networks,” in Proc. Design Autom. Conf., 2001, pp. 684–689.
[4]
L. Benini and G. De Micheli, “Networks on chips: A new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, Jan. 2002.
[5]
R. Mullins, A. West, and S. Moore, “Low-latency virtual-channel routers for on-chip networks,” in Proc. 31st Annu. Int. Symp. Comput. Archit. (ISCA), 2004, p. 188.
[6]
C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, “ViChaR: A dynamic virtual channel regulator for network-on-chip routers,” in Proc. 39th Annu. IEEE/ACM Int. Symp. Microarchit., Dec. 2006, pp. 333–346.
[7]
J. Meng, C. Chen, A. K. Coskun, and A. Joshi, “Run-time energy management of manycore systems through reconfigurable interconnects,” in Proc. 21st Ed. Great Lakes Symp. Great Lakes Symp. VLSI (GLSVLSI), 2011, pp. 43–48.
[8]
L. Wang, P. Kumar, K. H. Yum, and E. J. Kim, “APCR: An adaptive physical channel regulator for on-chip interconnects,” in Proc. 21st Int. Conf. Parallel Archit. Compilation Techn. (PACT), 2012, pp. 87–96.
[9]
A. K. Mishra, N. Vijaykrishnan, and C. R. Das, “A case for heterogeneous on-chip interconnects for CMPs,” in Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA), 2011, pp. 389–400.
[10]
M. A. Al Faruque, T. Ebi, and J. Henkel, “Configurable links for runtime adaptive on-chip communication,” in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), Apr. 2009, pp. 256–261.
[11]
Y.-C. Lan, H.-A. Lin, S.-H. Lo, Y. H. Hu, and S.-J. Chen, “A bidirectional NoC (BiNoC) architecture with dynamic self-reconfigurable channel,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 3, pp. 427–440, Mar. 2011.
[12]
M. H. Cho, M. Lis, K. S. Shim, M. Kinsy, T. Wen, and S. Devadas, “Oblivious routing in on-chip bandwidth-adaptive networks,” in Proc. 18th Int. Conf. Parallel Archit. Compilation Techn. (PACT), Sep. 2009, pp. 181–190.
[13]
W.-C. Tsai, D.-Y. Zheng, S.-J. Chen, and Y.-H. Hu, “A fault-tolerant NoC scheme using bidirectional channel,” in Proc. 48th ACM/EDAC/IEEE Design Autom. Conf. (DAC), Jun. 2011, pp. 918–923.
[14]
S.-H. Lo, Y.-C. Lan, H.-H. Yeh, W.-C. Tsai, Y.-H. Hu, and S.-J. Chen, “QoS aware BiNoC architecture,” in Proc. IEEE Int. Symp. Parallel Distrib. Process. (IPDPS), Apr. 2010, pp. 1–10.
[15]
R. Hesse, J. Nicholls, and N. Jerger, “Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels,” in Proc. 6th IEEE/ACM Int. Symp. Netw.-Chip (NoCS), 2012, pp. 132–141.
[16]
Z. Qian, Y.-F. Teh, and C.-Y. Tsui, “A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels,” in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), Mar. 2012, pp. 1295–1300.
[17]
L.-S. Peh and W. J. Dally, “A delay model and speculative architecture for pipelined routers,” in Proc. 7th Int. Symp. High-Perform. Comput. Archit. (HPCA), 2001, p. 255.
[18]
M. Lis, K. S. Shim, M. H. Cho, and S. Devadas, “Guaranteed in-order packet delivery using exclusive dynamic virtual channel allocation,” Comput. Sci. Artif. Intell. Lab., MIT, Cambridge, MA, USA, Tech. Rep. CSAIL-TR-2009-036, 2009.
[19]
M. Lis, M. H. Cho, K. S. Shim, and S. Devadas, “Path-diverse in-order routing,” in Proc. Int. Conf. Green Circuits Syst. (ICGCS), Jun. 2010, pp. 311–316.
[20]
U. Y. Ogras and R. Marculescu, “‘It’s a small world after all’: NoC performance optimization via long-range link insertion,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 7, pp. 693–706, Jul. 2006.
[21]
A. Morgenshtein, I. Cidon, A. Kolodny, and R. Ginosar, “Low-leakage repeaters for NoC interconnects,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 1. May 2005, pp. 600–603.
[22]
A. Lusala, P. Manet, B. Rousseau, and J. Legat, “NoC implementation in FPGA using torus topology,” in Proc. Int. Conf. Field Program. Logic Appl. (FPL), 2007, pp. 778–781.
[23]
(2011). Noxim Simulator. [Online]. Available: http://noxim.sourceforge.
[24]
D. Seo, A. Ali, W.-T. Lim, and N. Rafique, “Near-optimal worst-case throughput routing for two-dimensional mesh networks,” in Proc. 32nd Int. Symp. Comput. Archit. (ISCA), Jun. 2005, pp. 432–443.
[25]
D. Bertozzi et al., “NoC synthesis flow for customized domain specific multiprocessor systems-on-chip,” IEEE Trans. Parallel Distrib. Syst., vol. 16, no. 2, pp. 113–129, Feb. 2005.
[26]
J. Hu and R. Marculescu, “Energy- and performance-aware mapping for regular NoC architectures,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 4, pp. 551–562, Apr. 2005.
[27]
A. Pullini et al., “NoC design and implementation in 65 nm technology,” in Proc. 1st Int. Symp. Netw.-Chip (NOCS), May 2007, pp. 273–282.
[28]
R. Dick. (2009). E3S Benchmarks. [Online]. Available: http://ziyang.eecs.umich.edu/~dickrp/e3s/
[29]
(2000). SPEC Benchmark. [Online]. Available: http://www.spec.org
[30]
C. Bienia, “Benchmarking modern multiprocessors,” Ph.D. dissertation, Dept. Comput. Sci., Princeton Univ., Princeton, NJ, USA, Jan. 2011.
[31]
S. Ma, N. Jerger, and Z. Wang, “DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip,” in Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2011, pp. 413–424.
[32]
(2010). Netrace v1.0. [Online]. Available: http://www.cs.utexas.edu/~netrace/
[33]
J. Hestness and S. W. Keckler, “Netrace: Dependency-tracking traces for efficient network-on-chip experimentation,” Dept. Comput. Sci., The Univ. Texas at Austin, Austin, TX, USA, Tech. Rep. TR-10-11, May 2011.
[34]
M. Palesi, R. Holsmark, S. Kumar, and V. Catania, “Application specific routing algorithms for networks on chip,” IEEE Trans. Parallel Distrib. Syst., vol. 20, no. 3, pp. 316–330, Mar. 2009.
[35]
M. Palesi, S. Kumar, and V. Catania, “Bandwidth-aware routing algorithms for networks-on-chip platforms,” IET Comput. Digital Techn., vol. 3, no. 5, pp. 413–429, Sep. 2009.
Index Terms
- FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels
Index terms have been assigned to the content through auto-classification.
Recommendations
A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels
DATE '12: Proceedings of the Conference on Design, Automation and Test in EuropeIn this work, we propose a flit-level speedup scheme to enhance the network-on-chip(NoC) performance utilizing bidirectional channels. In addition to the traditional efforts on allowing flits of different packets using the idling internal and external ...
Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels
NOCS '12: Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-ChipNetworks-on-Chip (NoC) serve as efficient and scalable communication substrates for many-core architectures. Currently, the bandwidth provided in NoCs is over provisioned for their typical usage case. In real-world multi-core applications, less than 5% ...
A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel
A bidirectional channel network-on-chip (BiNoC) architecture is proposed to enhance the performance of on-chip communication. In a BiNoC, each communication channel allows to be dynamically self-reconfigured to transmit flits in either direction. This ...
Comments
Information & Contributors
Information
Published In
Copyright © 2014.
Publisher
IEEE Educational Activities Department
United States
Publication History
Published: 01 September 2015
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 06 Oct 2024
Other Metrics
Citations
View Options
View options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in