Article

Free access

High-bandwidth data memory systems for superscalar processors

Authors:

ASPLOS IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems

Pages 53 - 62

https://doi.org/10.1145/106972.106980

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

H.O. Bugge, E. H. Kristiansen, and B. O. Bakka, "Trace-Driven Simulations for a Two-Level Cache Design in Open Bus Systems," in Proc. 17th Annual Symposium on Computer Architecture, Seattle, WA, pp. 250-259, May 1990.

Digital Library

Google Scholar

[2]

P.P. Gelsinger, P. A. Gargini, G. H. Parker, and A. Y. C. Yu, "Microprocessors circa 2000," IEEE Spectrum, vol. 26, pp. 43-47, October 1989.

Digital Library

Google Scholar

[3]

J.R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," Proc. l Oth Annual Symposium on Computer Architecture, pp. 124- 131, June 1983.

Digital Library

Google Scholar

[4]

G.F. Grohoski, "Machine Organization of the IBM RISC System/6000 processor," IBM Journal of Research and Development, vol. 34, pp. 37-58, January 1990.

Digital Library

Google Scholar

[5]

P.Y.T. Hsu and E. S. Davidson, "Highly Concurrent Scalar Processing," Proc. 13th Annual Symposium on Computer Architecture, pp. 386- 395, June 1986.

Digital Library

Google Scholar

[6]

N.P. Jouppi and D. W. Wall, "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," in Proc. ASPLOS iii, Boston, MA, pp. 272-282, April 1989.

Digital Library

Google Scholar

[7]

N.P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully- Associative Cache and Prefetch Buffers," in Proc. 17th Annual Symposium on Computer Architecture, Seattle, WA, pp. 364-373, May 1990.

Digital Library

Google Scholar

[8]

D. Kroft, "Lockup-Free Instruction Fetch/Prefetch Cache Organization," Proc. 8th International Symposium on Computer Architecture, pp. 81-87, May 1981.

Digital Library

Google Scholar

[9]

S.W. Melvin, M. C. Shebanow, and Y. N. Patt, "Hardware Supixnt for Large Atomic Units in Dynamically Scheduled Machines," in Proc. 21st Annual Workshop on Microprogramming and Microarchitecture, San Diego, CA, November 1988.

Digital Library

Google Scholar

[10]

K. Murakami, N. Irie, M. Kuga, and S. Tomita, "SIMP (Single Instruction Stream /Multiple Instruction Pipelining): A Novel High-Speed Single- Processor Architecture," in Proc. 16th Annual Symposium on Computer Architecture, jerusalem, Israel, pp. 78-85, May 1989.

Digital Library

Google Scholar

[11]

Y.N. Patlg W. W. Hwu, and M. Shebanow, "HPS, A New Microarchitecture: Rationale and Introduction,'' in Proc. 18th Annual Workshop on Microprogramming, Pacific Grove, CA, pp. 103-108, December 1985.

Digital Library

Google Scholar

[12]

D.N. Pnevmatikatos and M. D. Hill, "Cache Performance of the Integer SPEC Benchmarks on a RISC," ACM SIGARCH Computer Architecture News, vol. 18, pp. 53-68, June 1990.

Digital Library

Google Scholar

[13]

S.A. Przybylski, Cache and Memory Hierarchy Design: A Performance Directed Approach. San Mateo, California: Morgan Kaufmann, 1990.

Digital Library

Google Scholar

[14]

B.R. Rau, M. S Schlansker, and D. W. L. Yen, "The CydraTM 5 Stride-Insensitive Memory System,'' in 1989 Int. Conference on Parallel Processing, St. Charles, IL, August 1989.

Google Scholar

[15]

A.J. Smith, "Cache Memories," ACM Computing Surveys, vol. 14, pp. 473-530, September 1982.

Digital Library

Google Scholar

[16]

A.J. Smith, "Bibliography and Readings on CPU Cache Memories and Related Topics," ACM SiGARCH Computer Architecture News, vol. 14, pp. 22-42, January 1986.

Digital Library

Google Scholar

[17]

J.E. Smith, "Decoupled Access/Execute Architectures,'' Proc. 9th Annual Symposium on Computer Architecture, pp. 112-119, April 1982.

Digital Library

Google Scholar

[18]

M.D. Smith, M. S. Lam, and M. A. Horowitz, "Boosting Beyond Static Scheduling in a Superscalar Processor," in Proc. 17th Annual Symposium on Computer Architecture, Seattle, WA, pp. 344-354, May 1990.

Digital Library

Google Scholar

[19]

G. S. Sohi, "High-Bandwidth Interleaved Memories for Vector Processors - A Simulation Study," Computer Sciences Technical Report //790, University of Wisconsin-Madison, Madison, WI 53706, September 1988.

Google Scholar

[20]

G.S. Sohi, "Instruction Issue Logic for High- Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Trans. on Computers, vol. 39, pp. 349-359, March 1990.

Digital Library

Google Scholar

Cited By

View all

Kim YKim HSong W(2023)NOMAD: Enabling Non-blocking OS-managed DRAM Cache via Tag-Data Decoupling2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA56546.2023.10071016(193-205)Online publication date: Feb-2023
https://doi.org/10.1109/HPCA56546.2023.10071016
Tseng LHsu W(2019)An adaptive rendering framework for efficient synthetic light field generationACM SIGAPP Applied Computing Review10.1145/3372001.337200419:3(33-44)Online publication date: 8-Nov-2019
https://dl.acm.org/doi/10.1145/3372001.3372004
Fafalios PTzitzikas Y(2019)Answering SPARQL queries on the web of data through zero-knowledge link traversalACM SIGAPP Applied Computing Review10.1145/3372001.337200319:3(18-32)Online publication date: 8-Nov-2019
https://dl.acm.org/doi/10.1145/3372001.3372003
Show More Cited By

Index Terms

High-bandwidth data memory systems for superscalar processors
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis
      1. Modeling methodologies
2. Hardware
  1. Integrated circuits
    1. Semiconductor memory
      1. Dynamic memory
  2. Very large scale integration design

Recommendations

Complexity-effective superscalar processors
A low-complexity fetch architecture for high-performance superscalar processors

Fetch engine performance is a key topic in superscalar processors, since it limits the instruction-level parallelism that can be exploited by the execution core. In the search of high performance, the fetch engine has evolved toward more efficient ...
Single FU bypass networks for high clock rate superscalar processors
HiPC'04: Proceedings of the 11th international conference on High Performance Computing

Microprocessors depend heavily on broadcast-based bypass networks, to eliminate pipeline hazards arising due to data dependencies However, even though bypassing is logically simple, increasing clock speeds make broadcasting slower and difficult to ...

Comments

Information & Contributors

Information

Published In

ASPLOS IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems

April 1991

320 pages

ISBN:0897913809

DOI:10.1145/106972

Chairman:
David A. Patterson
Univ. of California, Berkeley
,
General Chair:
Bob Rau

ACM SIGARCH Computer Architecture News Volume 19, Issue 2
Apr. 1991
305 pages
ISSN:0163-5964
DOI:10.1145/106975
Editor:
David A. Patterson
Univ. of California, Berkeley
Issue’s Table of Contents
ACM SIGPLAN Notices Volume 26, Issue 4
Special issue of a journal and a proceedings
Apr. 1991
305 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/106973
Editor:
David A. Patterson
Univ. of California, Berkeley
Issue’s Table of Contents
ACM SIGOPS Operating Systems Review Volume 25, Issue Special Issue
Proceedings of the 4th international conference on architectural support for programming languages and operating systems
Apr. 1991
305 pages
ISSN:0163-5980
DOI:10.1145/106974
Editor:
David A. Patterson
Univ. of California, Berkeley
Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASPLOS91

Sponsor:

ASPLOS91: 4th Int'l Conference on Architecture Support for Programming Languages & Operating Systems

April 8 - 11, 1991

California, Santa Clara, USA

Acceptance Rates

Overall Acceptance Rate 535 of 2,713 submissions, 20%

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

236
Total Citations
View Citations
1,700
Total Downloads

Downloads (Last 12 months)260
Downloads (Last 6 weeks)59

Reflects downloads up to 01 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kim YKim HSong W(2023)NOMAD: Enabling Non-blocking OS-managed DRAM Cache via Tag-Data Decoupling2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA56546.2023.10071016(193-205)Online publication date: Feb-2023
https://doi.org/10.1109/HPCA56546.2023.10071016
Tseng LHsu W(2019)An adaptive rendering framework for efficient synthetic light field generationACM SIGAPP Applied Computing Review10.1145/3372001.337200419:3(33-44)Online publication date: 8-Nov-2019
https://dl.acm.org/doi/10.1145/3372001.3372004
Fafalios PTzitzikas Y(2019)Answering SPARQL queries on the web of data through zero-knowledge link traversalACM SIGAPP Applied Computing Review10.1145/3372001.337200319:3(18-32)Online publication date: 8-Nov-2019
https://dl.acm.org/doi/10.1145/3372001.3372003
Baader F(2019)Expressive cardinality restrictions on concepts in a description logic with expressive number restrictionsACM SIGAPP Applied Computing Review10.1145/3372001.337200219:3(5-17)Online publication date: 8-Nov-2019
https://dl.acm.org/doi/10.1145/3372001.3372002
Weintrop D(2019)Block-based programming in computer science educationCommunications of the ACM10.1145/334122162:8(22-25)Online publication date: 24-Jul-2019
https://dl.acm.org/doi/10.1145/3341221
Aiello M(2019)The success of the webCommunications of the ACM10.1145/334043162:8(32-34)Online publication date: 24-Jul-2019
https://dl.acm.org/doi/10.1145/3340431
Larsen KNelson JNguyễn HThorup M(2019)Heavy hitters via cluster-preserving clusteringCommunications of the ACM10.1145/333918562:8(95-100)Online publication date: 24-Jul-2019
https://dl.acm.org/doi/10.1145/3339185
Tang XKandemir MKarakoy MArunachalam MMcKinley KFisher K(2019)Co-optimizing memory-level parallelism and cache-level parallelismProceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation10.1145/3314221.3314599(935-949)Online publication date: 8-Jun-2019
https://dl.acm.org/doi/10.1145/3314221.3314599
Marino MLi K(2017)System implications of LLC MSHRs in scalable memory systemsMicroprocessors & Microsystems10.1016/j.micpro.2016.12.00752:C(355-364)Online publication date: 1-Jul-2017
https://dl.acm.org/doi/10.1016/j.micpro.2016.12.007
Luiz ALung LCorreia M(2014)MITRAACM SIGMOD Record10.1145/2627692.262769943:1(32-38)Online publication date: 13-May-2014
https://dl.acm.org/doi/10.1145/2627692.2627699
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Complexity-effective superscalar processors

A low-complexity fetch architecture for high-performance superscalar processors

Single FU bypass networks for high clock rate superscalar processors