Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1165573.1165658acmconferencesArticle/Chapter ViewAbstractPublication PagesislpedConference Proceedingsconference-collections
Article

Minimizing energy consumption of banked memories using data recomputation

Published: 04 October 2006 Publication History

Abstract

Banking has been identified as one of the effective methods using which memory energy can be reduced. We propose a novel approach that improves the energy effectiveness of a banked memory architecture by performing extra computations if doing so makes it unnecessary to reactivate a bank which is in the low-power operating mode. More specifically, when an access to a bank, which is in the low-power mode, is to be made, our approach first checks whether the data required from that bank can be recomputed by using the data that are currently stored in already active banks. If this is the case, we do not turn on the bank in question, and instead, recalculate the value of the requested data using the values of the data stored in the active banks. Given the fact that the contribution of the leakage consumption to overall energy budget keeps increasing, the proposed approach has the potential of being even more attractive in the future. Our experimental results collected so far clearly show that this recomputation based approach can reduce energy consumption significantly.

References

[1]
L. Benini, A. Macii, and M. Poncino. A recursive algorithm for low-power memory partitioning. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 78--83, New York, NY, USA, 2000. ACM Press.
[2]
V. Delaluz, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Energy-oriented compiler optimizations for partitioned memory architectures. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 138--147, 2000.
[3]
V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. Dram energy management using sof ware and hardware directed power mode control. In Proceedings of the International Symposium on High-Performance Computer Architecture, page 159, 2001.
[4]
X. Fan, C. Ellis, and A. Lebeck. Memory controller policies for dram power management. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 129--134, 2001.
[5]
A. Farrahi, G. Tellez, and M. Sarrafzadeh. Exploiting sleep mode for memory partitions and other applications. In Proceedings of the VLSI Design, pages 271--287, 1998.
[6]
K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: simple techniques for reducing leakage power. In Proceedings of the Annual International Symposium on Computer Architecture, pages 148--157, Washington, DC, USA, 2002.
[7]
M. Kandemir, I. Kolcu, and I. Kadayif. Influence of loop optimizations on energy consumption of multi-bank memory systems. In Proceedings of the International Conference on Compiler Construction, pages 276--292, 2002.
[8]
N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge. Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In Proceedings of the Annual International Symposium on Microarchitecture, pages 219--230, Los Alamitos, CA, USA, 2002.
[9]
C.-G. Lyuh and T. Kim. Memory access scheduling and binding considering energy minimization in multi-bank memory systems. In Proceedings of the Annual Conference on Design Automation, pages 81--86, New York, NY, USA, 2004.
[10]
K. Nii, H. Makino, Y. Tujihashi, C. Morishima, Y. Hayakawa, H. Nunogami, T. Arakawa, and H. Hamano. A low power SRAM using auto-backgate-controlled MT-CMOS. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 293--298, New York, NY, USA, 1998.
[11]
P. R. Panda. Memory bank customization and assignment in behavioral synthesis. In Proceedings of the International Conference on Computer-Aided Design, pages 477--481, 1999.
[12]
M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 90--95, New York, NY, USA, 2000.

Cited By

View all
  • (2023)Architecture-Aware CurryingProceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques10.1109/PACT58117.2023.00029(250-264)Online publication date: 21-Oct-2023
  • (2023)Data Recomputation for Multithreaded Applications2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323776(01-09)Online publication date: 28-Oct-2023
  • (2021)Trading Computation for Communication: A Taxonomy of Data Recomputation TechniquesIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2018.28832869:1(496-506)Online publication date: 1-Jan-2021
  • Show More Cited By

Index Terms

  1. Minimizing energy consumption of banked memories using data recomputation

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ISLPED '06: Proceedings of the 2006 international symposium on Low power electronics and design
    October 2006
    446 pages
    ISBN:1595934626
    DOI:10.1145/1165573
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 04 October 2006

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. energy
    2. memory bank
    3. multiple operating modes

    Qualifiers

    • Article

    Conference

    ISLPED06
    Sponsor:
    ISLPED06: International Symposium on Low Power Electronics and Design
    October 4 - 6, 2006
    Bavaria, Tegernsee, Germany

    Acceptance Rates

    Overall Acceptance Rate 398 of 1,159 submissions, 34%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)8
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 26 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)Architecture-Aware CurryingProceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques10.1109/PACT58117.2023.00029(250-264)Online publication date: 21-Oct-2023
    • (2023)Data Recomputation for Multithreaded Applications2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323776(01-09)Online publication date: 28-Oct-2023
    • (2021)Trading Computation for Communication: A Taxonomy of Data Recomputation TechniquesIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2018.28832869:1(496-506)Online publication date: 1-Jan-2021
    • (2021)High-Performance Predictable NVM-Based Instruction Memory for Real-Time Embedded SystemsIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2018.28580209:1(441-455)Online publication date: 1-Jan-2021
    • (2021)Do Not Predict – Recompute! How Value Recomputation Can Truly Boost the Performance of Invisible Speculation2021 International Symposium on Secure and Private Execution Environment Design (SEED)10.1109/SEED51797.2021.00021(89-100)Online publication date: Sep-2021
    • (2019)On the Scheduling of Energy-Aware Fault-Tolerant Mixed-Criticality Multicore Systems with Service Guarantee ExplorationIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2019.290784630:10(2338-2354)Online publication date: 1-Oct-2019
    • (2018)Fast write operations in non-volatile memories using latency masking2018 Real-Time and Embedded Systems and Technologies (RTEST)10.1109/RTEST.2018.8397072(1-7)Online publication date: May-2018
    • (2017)AMNESIACACM SIGARCH Computer Architecture News10.1145/3093337.303774145:1(811-824)Online publication date: 4-Apr-2017
    • (2017)AMNESIACACM SIGPLAN Notices10.1145/3093336.303774152:4(811-824)Online publication date: 4-Apr-2017
    • (2017)AMNESIACACM SIGOPS Operating Systems Review10.1145/3093315.303774151:2(811-824)Online publication date: 4-Apr-2017
    • Show More Cited By

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media