Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1601896.1601924acmconferencesArticle/Chapter ViewAbstractPublication PagessbcciConference Proceedingsconference-collections
research-article

Simultaneous impulse stimulation and response sampling technique for built-in self test of linear analog integrated circuits

Published: 31 August 2009 Publication History

Abstract

This paper proposes a new impulse stimulation and response sampling technique for the implementation of a Built-In Self Test of linear analog integrated circuits embedded in mixed-signal systems. The testing technique is the monitoring of physical fault influences on impulse response characteristics through the use of single-point sampling method and window criterions. The implementation of BIST system realizes a controllable impulse generator, which provide two short impulses simultaneously for stimulating a Circuit-Under-Test, and sampling a transient impulse response. This proposed technique is cost-effective and relatively compact. Neither high-precision analog test stimuli with fault-free bit streams nor characterization and synchronization processes in DSP are required. Demonstrations of the BIST system for a Sallen-Key low-pass filter in a physical level using 0.18-μm CMOS technology show a low area overhead of 11.19%, and offer high catastrophic and parameter fault coverage of 98.24%.

References

[1]
C.E Stround, "Designer's guide to built-in self-test", Kluwer Academic Publishers, 2002.
[2]
M. Mohemed and G. W. Roberts, "Stand-alone integrated excitation/extraction systems for analog BIST applications", IEEE CIC 2000, pp. 83--86, 2000.
[3]
C. Marzocca and F. Corsi, "Mixed-signal circuit classification in a pseudorandom testing scheme", On-Line Testing Workshop, pp. 219--225, 2001.
[4]
A. Singh, C. Patel, and J. Plusquellic, "On-chip impulse response generation for analog and mixed-signal testing", ITC2004, pp. 262--270, 2004.
[5]
P. N. Variyam, A. Chatterjeee, N. Nagi, "Low-cost and efficient digital-compatible BIST for analog circuits using pulse response sampling" IEEE VLSI Test Symposium, pp. 261--266, 1997.
[6]
C. Marzocca and F. Corsi, "Mixed-signal circuit classification in a pseudorandom testing scheme", Jour. Electronic Testing, Vol. 18, Issue 3, 2002.
[7]
Z. Czaja, "A fault diagnosis method of analog electronic circuits for mixed-signal systems controlled by microcontrollers", IEEE Instrumentation and Measurement Technology Conference, pp. 1211--1216, 2006.
[8]
L. Cassol, O. Betat, L. Carro and M. Lubaszewski, "The ΣΔ-BIST Method Applied to Analog Filters", Jour. of Electronic Testing, Vol. 19, pp. 14--20, 2003.
[9]
C. Dufaza and H. His, "A BIST-DFT technique for DC test of analog modules", Jour. of Electronic Testing, Vol. 9, pp. 117--133, 1996.
[10]
L. S. Milor, "A tutorial introduction to research on analog and mixed-signal circuit testing", IEEE Trans. on Cir. and Sys. II, Vol. 45, pp. 1389--1407, 1998.
[11]
R. Rashidzadeh, M. Ahmadi, and W. C. Miller, "On-chip measurement of waveforms in mixed-signal circuits using a segmented sub-sampling technique", Jour. of Integr. Circ. Sig. Processing Vol. 50, pp. 105--113, 2007.
[12]
B. Razavi, "A 2.4-GHz CMOS receiver for IEEE 802.11 wireless LANs", IEEE Jour. of Solid-State Circuits, Vol. 34, Issue. 10, pp. 1382--1385, 1999.
[13]
D. Yee, D. Chinh, D. Sobel, B. Limketkai, S. Alalusi, R. Brodersen, "A 2-GHz low-power single-chip CMOS receiver for WCDMA applications", Proc. of the 26th Solid-State Circuits Conference, pp. 57--60, 2000.

Index Terms

  1. Simultaneous impulse stimulation and response sampling technique for built-in self test of linear analog integrated circuits

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    SBCCI '09: Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
    August 2009
    325 pages
    ISBN:9781605587059
    DOI:10.1145/1601896
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 31 August 2009

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. built-in self test
    2. impulse stimulation
    3. linear analog integrated circuits
    4. response sampling technique

    Qualifiers

    • Research-article

    Conference

    SBCCI '09
    Sponsor:

    Acceptance Rates

    SBCCI '09 Paper Acceptance Rate 50 of 119 submissions, 42%;
    Overall Acceptance Rate 133 of 347 submissions, 38%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 99
      Total Downloads
    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 13 Nov 2024

    Other Metrics

    Citations

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media