research-article

Dynamic thread and data mapping for NoC based CMPs

Authors:

Mahmut Kandemir,

Sai P. MuralidharaAuthors Info & Claims

DAC '09: Proceedings of the 46th Annual Design Automation Conference

Pages 852 - 857

https://doi.org/10.1145/1629911.1630129

Published: 26 July 2009 Publication History

Abstract

Thread mapping and data mapping are two important problems in the context of NoC (network-on-chip) based CMPs (chip multiprocessors). While a compiler can determine suitable mappings for data and threads, such static mappings may not work well for multithreaded applications that go through different execution phases during their execution, each phase with potentially different data access patterns than others. Instead, a dynamic mapping strategy, if its overheads can be kept low, may be a more promising option. In this work, we present dynamic (runtime) thread and data mappings for NoC based CMPs. The goal of these mappings is to reduce the distance between the location of the core that requests data and the core whose local memory contains that requested data. In our experiments, we evaluate our proposed thread mapping and data mapping in isolation as well as in an integrated manner.

References

[1]

Xpress-mp. http://www.dashoptimization.com/pdf/Mosel1.pdf, 2002.

[2]

J. H. Anderson and J. M. Calandrino. Parallel real-time task scheduling on multicore platforms. In Proc. of RTSS '06.

Digital Library

[3]

V. Balasundaram et al. A static performance estimator to guide data partitioning decisions. In Proc. of PPOPP '91.

Digital Library

[4]

G. Chen et al. Application mapping for chip multiprocessors. In Proc. of DAC '08.

Digital Library

[5]

S. Chen et al. Scheduling threads for constructive cache sharing on cmps. In Proc. of SPAA '07.

Digital Library

[6]

Z. Chishti et al. Optimizing replication, communication, and capacity allocation in cmps. In Proce. of ISCA '05.

Digital Library

[7]

C.-L. Chou and R. Marculcscu. User-aware dynamic task allocation in networks-on-chip. In DATE, pages 1232--1237, 2008.

Digital Library

[8]

Z. Guz et al. Utilizing shared data in chip multiprocessors with the nahalal architecture. In Proc. of SPAA '08.

Digital Library

[9]

L. Jin et al. A flexible data to 12 cache mapping approach for future multicore processors. In Proc. of MSPC '06.

Digital Library

[10]

M. Kandemir. Data locality enhancement for cmps. In Proc. of ICCAD '07.

Digital Library

[11]

T. Kcmpf et al. A modular simulation framework for spatial and temporal task mapping onto multi-processor soc platforms. In DATE, pages 876--881, 2005.

Digital Library

[12]

K. Kennedy and U. Kremer. Automatic data layout for distributed-memory machines. ACM TOPLAS, 20(4):869--916, 1998.

Digital Library

[13]

S. Kim et al. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proc. of PACT '04.

Digital Library

[14]

P. S. Magnusson et al. Simics: A full system simulation platform. IEEE Computer, 35(2):50--58, 2002.

Digital Library

[15]

G. L. Nemhauser and L. A. Wolsey. Integer and combinatorial optimization. Wiley-Interscience, New York, NY, USA, 1988.

Digital Library

[16]

P. R. Panda et al. On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems. ACM Trans. Des. Autom. Electron. Syst., 5(3):682--704, 2000.

Digital Library

[17]

R. Pop and S. Kumar. Mapping applications to noc platforms with multithreaded processor resources. NORCHIP Conference, 2005. 23rd, pages 36--39, Nov. 2005.

[18]

V. Suhendra et al. Integrated scratchpad memory optimization and task scheduling for mpsoc architectures. In Proc. of CASES '06.

Digital Library

[19]

S. C. Woo et al. The splash-2 programs: characterization and methodological considerations. In Proc. of ISCA '95.

Digital Library

[20]

J. Zhuo and C. Chakrabarti. System-level energy-efficient dynamic task scheduling. In Proc. of DAC '05.

Digital Library

Cited By

Camargo MSerpa MCarastan-Santos DCarissimi ANavaux P(2021)Accelerating Machine Learning Algorithms with TensorFlow Using Thread Mapping PoliciesHigh Performance Computing10.1007/978-3-030-68035-0_5(62-70)Online publication date: 3-Feb-2021
https://doi.org/10.1007/978-3-030-68035-0_5
Das AMerrett GAl-Hashimi BFanucci LTeich J(2016)The slowdown or race-to-idle questionProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971932(535-538)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2971932
Salvador GNilakantan STaskin BHempstead MMore A(2015)Effects of Nondeterminism in Hardware and Software Simulation with Thread Mapping2015 28th International Conference on VLSI Design10.1109/VLSID.2015.27(129-134)Online publication date: Jan-2015
https://doi.org/10.1109/VLSID.2015.27
Show More Cited By

Index Terms

Dynamic thread and data mapping for NoC based CMPs
1. Software and its engineering
  1. Software notations and tools
    1. Compilers

Recommendations

Opportunistic competition overhead reduction for expediting critical section in NoC based CMPs
ISCA '16: Proceedings of the 43rd International Symposium on Computer Architecture

With the degree of parallelism increasing, performance of multi-threaded shared variable applications is not only limited by serialized critical section execution, but also by the serialized competition overhead for threads to get access to critical ...
Opportunistic competition overhead reduction for expediting critical section in NoC based CMPs
ISCA'16

With the degree of parallelism increasing, performance of multi-threaded shared variable applications is not only limited by serialized critical section execution, but also by the serialized competition overhead for threads to get access to critical ...
Multi-task dynamic mapping onto NoC-based MPSoCs
SBCCI '11: Proceedings of the 24th symposium on Integrated circuits and systems design

Task mapping defines the best placement of a given task in the MPSoC, according to some criteria, as energy or Manhattan distance minimization. The ITRS roadmap forecast in a near future MPSoCs with hundreds of processing elements (PEs). Therefore, ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '09: Proceedings of the 46th Annual Design Automation Conference

July 2009

994 pages

ISBN:9781605584973

DOI:10.1145/1629911

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 July 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

National Science Foundation

Conference

DAC '09

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC '09: The 46th Annual Design Automation Conference 2009

July 26 - 31, 2009

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
338
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Camargo MSerpa MCarastan-Santos DCarissimi ANavaux P(2021)Accelerating Machine Learning Algorithms with TensorFlow Using Thread Mapping PoliciesHigh Performance Computing10.1007/978-3-030-68035-0_5(62-70)Online publication date: 3-Feb-2021
https://doi.org/10.1007/978-3-030-68035-0_5
Das AMerrett GAl-Hashimi BFanucci LTeich J(2016)The slowdown or race-to-idle questionProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2971932(535-538)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2971932
Salvador GNilakantan STaskin BHempstead MMore A(2015)Effects of Nondeterminism in Hardware and Software Simulation with Thread Mapping2015 28th International Conference on VLSI Design10.1109/VLSID.2015.27(129-134)Online publication date: Jan-2015
https://doi.org/10.1109/VLSID.2015.27
Hang Lu Binzhang Fu Ying Wang Yinhe Han Guihai Yan Xiaowei Li (2015)RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud ProcessorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.238735123:12(3053-3064)Online publication date: 1-Dec-2015
https://dl.acm.org/doi/10.1109/TVLSI.2014.2387351
Tsai MChen YChen YChang RFettweis GNebel W(2014)Scenario-aware data placement and memory area allocation for multi-processor system-on-chips with reconfigurable 3D-stacked SRAMsProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2617069(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2617069
Salvador GNilakantan STaskin BHempstead MMore A(2014)Static thread mapping for NoCs via binary instrumentation traces2014 IEEE 32nd International Conference on Computer Design (ICCD)10.1109/ICCD.2014.6974731(517-520)Online publication date: Oct-2014
https://doi.org/10.1109/ICCD.2014.6974731
Lu HYan GHan YFu BLi X(2013)RISOProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488781(1-6)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488781
La Fratta PKogge P(2013)Energy-efficient multithreading for a hierarchical heterogeneous multicore through locality-cognizant thread generationJournal of Parallel and Distributed Computing10.1016/j.jpdc.2013.07.01173:12(1551-1562)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1016/j.jpdc.2013.07.011
(2012)BibliographyAutonomic Networking-on-Chip10.1201/b11421-10(215-242)Online publication date: 4-Jan-2012
https://doi.org/10.1201/b11421-10
Hernández CSilla FDuato J(2011)Energy and Performance Efficient Thread Mapping in NoC-Based CMPs under Process VariationsProceedings of the 2011 International Conference on Parallel Processing10.1109/ICPP.2011.48(41-50)Online publication date: 13-Sep-2011
https://dl.acm.org/doi/10.1109/ICPP.2011.48
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten