research-article

Balancing memory and performance through selective flushing of software code caches

Authors:

Mary SoffaAuthors Info & Claims

CASES '10: Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems

Pages 1 - 10

https://doi.org/10.1145/1878921.1878923

Published: 24 October 2010 Publication History

Abstract

Dynamic binary translators (DBTs) are becoming increasingly important because of their power and flexibility. However, the high memory demands of DBTs present an obstacle for all platforms, and especially embedded systems. The memory demand is typically controlled by placing a limit on cached translations and forcing the DBT to flush all translations upon reaching the limit. This solution manifests as a performance inefficiency because many flushed translations require retranslation. Ideally, translations should be selectively flushed to minimize retranslations for a given memory limit. However, three obstacles exist:(1) it is difficult to predict which selections will minimize retranslation,(2) selective flushing results in greater book-keeping overheads than full flushing, and(3) the emergence of multicore processors and multi-threaded programming complicates most flushing algorithms. These issues have led to the widespread adoption of full flushing as a standard protocol. In this paper, we present a partial flushing approach aimed at reducing retranslation overhead and improving overall performance, given a fixed memory budget. Our technique applies uniformly to single-threaded and multi-threaded guest applications

References

[1]

J. Baiocchi, B. R. Childers, J. W. Davidson, J. D. Hiser, and J. Misurda. Fragment cache management for dynamic binary translators in embedded systems with scratchpad. In Compilers, Architecture, and Synthesis for Embedded Systems, pages 75--84, Salzburg, Austria, 2007.

Digital Library

[2]

J. A. Baiocchi and B. R. Childers. Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators. In 46th Annual Design Automation Conference, pages 744--749, San Francisco, CA, 2009.

Digital Library

[3]

J. A. Baiocchi, B. R. Childers, J. W. Davidson, and J. D. Hiser. Reducing pressure in bounded DBT code caches. In Compilers, Architectures and Synthesis for Embedded Systems, pages 109--118, Atlanta, GA, 2008.

Digital Library

[4]

V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. In Programming Language Design and Implementation, pages 1--12, Vancouver, BC, Canada, 2000.

Digital Library

[5]

C. Bienia, S. Kumar, J. P. Singh, and K. Li. The parsec benchmark suite: Characterization and architectural implications. In Parallel Architectures and Compilation Techniques, October 2008.

Digital Library

[6]

D. Bruening and S. Amarasinghe. Maintaining consistency and bounding capacity of software code caches. In Code Generation and Optimization, pages 74--85, San Jose, CA, 2005.

Digital Library

[7]

D. Bruening, T. Garnett, and S. Amarasinghe. An infrastructure for adaptive dynamic optimization. In Code Generation and Optimization, pages 265--275, San Francisco, CA, 2003.

Digital Library

[8]

D. Bruening, V. Kiriansky, T. Garnett, and S. Banerji. Thread-shared software code caches. In Code Generation and Optimization, pages 28--38, New York, NY, March 2006.

Digital Library

[9]

G. Desoli, N. Mateev, E. Duesterwald, P. Faraboschi, and J. A. Fisher. Deli: a new run-time control point. In 35th Int'l Symp. on Microarchitecture, pages 257--268, Istanbul, Turkey, 2002.

Digital Library

[10]

A. Guha, K. Hazelwood, and M. L. Soffa. Reducing exit stub memory consumption in code caches. In High-Performance Embedded Architectures and Compilers (HiPEAC), pages 87--101, Ghent, Belgium, January 2007.

Digital Library

[11]

A. Guha, K. Hazelwood, and M. L. Soffa. Code lifetime based memory reduction for virtual execution environments. In 6th Workshop on Optimizations for DSP and Embedded Systems (ODES), Boston, MA, March 2008.

[12]

A. Guha, K. Hazelwood, and M. L. Soffa. DBT path selection for holistic memory efficiency and performance. In Virtual Execution Environments, pages 145--156, Pittsburgh, PA, 2010.

Digital Library

[13]

M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In Workshop on Workload Characterization, pages 3--14, 2001.

Digital Library

[14]

K. Hazelwood and A. Klauser. A dynamic binary instrumentation engine for the ARM architecture. In Compilers, Architecture, and Synthesis for Embedded Systems, pages 261--270, Seoul, Korea, 2006.

Digital Library

[15]

K. Hazelwood, G. Lueck, and R. Cohn. Scalable support for multithreaded applications on dynamic binary instrumentation systems. In International Symposium on Memory Management, pages 20--29, Dublin, Ireland, 2009.

Digital Library

[16]

K. Hazelwood and M. D. Smith. Managing bounded code caches in dynamic binary optimization systems. Transactions on Code Generation and Optimization, 3(3):263--294, September 2006.

Digital Library

[17]

J. L. Henning. Spec cpu2000: Measuring CPU performance in the new millennium. Computer, 2000.

Digital Library

[18]

J. D. Hiser, D. Williams, A. Filipi, J. W. Davidson, and B. R. Childers. Evaluating fragment construction policies for SDT systems. In Virtual Execution Environments, pages 122--132, Ottawa, Canada, 2006.

Digital Library

[19]

V. Janapareddi, D. Connors, R. Cohn, and M. D. Smith. Persistent code caching: Exploiting code reuse across executions and applications. In Code Generation and Optimization, pages 74--88, San Jose, CA, 2007.

Digital Library

[20]

V. Kiriansky, D. Bruening, and S. Amarasinghe. Secure execution via program shepherding. In 11th USENIX Security Symposium, pages 191--206, San Francisco, CA, 2002.

Digital Library

[21]

C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. Janapareddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In Programming Language Design and Implementation, pages 190--200, Chicago, IL, June 2005.

Digital Library

[22]

R. W. Moore, J. A. Baiocchi, B. R. Childers, J. W. Davidson, and J. D. Hiser. Addressing the challenges of DBT for the ARM architecture. In Languages, Compilers, and Tools for Embedded Systems, pages 147--156, Dublin, Ireland, 2009.

Digital Library

[23]

N. Nethercote and J. Seward. Valgrind: a framework for heavyweight dynamic binary instrumentation. In Programming Language Design and Implementation, pages 89--100, San Diego, CA, 2007.

Digital Library

[24]

J. Palm, H. Lee, A. Diwan, and J. E. B. Moss. When to use a compilation service? In Languages, Compilers, and Tools for Embedded Systems, Berlin, Germany, 2002.

Digital Library

[25]

K. Scott, N. Kumar, S. Velusamy, B. Childers, J. Davidson, and M. L. Soffa. Reconfigurable and retargetable software dynamic translation. In Code Generation and Optimization, pages 36--47, San Francisco, CA, March 2003.

Digital Library

[26]

S. Shogan and B. R. Childers. Compact binaries with code compression in a software dynamic translator. In Design, Automation and Test in Europe, page 21052, Paris, France, 2004.

Digital Library

[27]

Q. Wu, M. Martonosi, D. W. Clark, V. Janapareddi, D. Connors, Y. Wu, J. Lee, and D. Brooks. A dynamic compilation framework for controlling microprocessor energy and performance. In 38th Int'l Symp. on Microarchitecture, pages 271--282, Barcelona, Spain, 2005.

Digital Library

[28]

L. Zhang and C. Krintz. Adaptive unloading for resource-constrained VMs. In Languages, Compilers, and Tools for Embedded Systems, Washington, DC, 2004.

Digital Library

[29]

S. Zhou, B. R. Childers, and M. L. Soffa. Planning for code buffer management in distributed virtual execution environments. In Virtual Execution Environments, pages 100--109, Chicago, IL, 2005.

Digital Library

Cited By

Sim HPaul ATilevich EButt AShahzad MHansdah RKrishnaswamy DVaidya N(2019)CslimProceedings of the 20th International Conference on Distributed Computing and Networking10.1145/3288599.3296013(421-426)Online publication date: 4-Jan-2019
https://dl.acm.org/doi/10.1145/3288599.3296013
Robinson FJantz MKulkarni P(2016)Code cache management in managed language VMs to reduce memory consumption for embedded systemsACM SIGPLAN Notices10.1145/2980930.290795851:5(11-20)Online publication date: 13-Jun-2016
https://dl.acm.org/doi/10.1145/2980930.2907958
Robinson FJantz MKulkarni PKuo TWhalley D(2016)Code cache management in managed language VMs to reduce memory consumption for embedded systemsProceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems10.1145/2907950.2907958(11-20)Online publication date: 13-Jun-2016
https://dl.acm.org/doi/10.1145/2907950.2907958
Show More Cited By

Index Terms

Balancing memory and performance through selective flushing of software code caches
1. Software and its engineering
  1. Software notations and tools
    1. Compilers
      1. Runtime environments
  2. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Garbage collection

Recommendations

SELECTIVE VICTIM CACHING: A METHOD TO IMPROVE THE PERFORMANCE OF DIRECT-MAPPED CACHES
Performance of One's Complement Caches

On-chip caches to reduce average memory access latency are commonplace in today's commercial microprocessors. These on-chip caches generally have low associativity and small cache sizes. Cache line conflicts are the main source of cache misses, which ...
Performance Analysis of Cache Coherence Protocols for Multi-core Architectures: A System Attribute Perspective
AICTC '16: Proceedings of the International Conference on Advances in Information Communication Technology & Computing

Shared memory multi-core processors are becoming dominant in todays computer architectures. Caching of shared data may produce a problem of replication in multiple caches. Replication provides reduction in contention for shared data items along with ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CASES '10: Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems

October 2010

276 pages

ISBN:9781605589039

DOI:10.1145/1878921

Program Chairs:
Vinod Kathail
USA
,
Reid Tatge
Texas Instruments, USA
,
Rajeev Barua
University of Maryland, College Park, USA

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

In-Cooperation

CEDA
IEEE CAS
IEEE CS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 October 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWeek '10

Sponsor:

ESWeek '10: Sixth Embedded Systems Week

October 24 - 29, 2010

Arizona, Scottsdale, USA

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
236
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Sim HPaul ATilevich EButt AShahzad MHansdah RKrishnaswamy DVaidya N(2019)CslimProceedings of the 20th International Conference on Distributed Computing and Networking10.1145/3288599.3296013(421-426)Online publication date: 4-Jan-2019
https://dl.acm.org/doi/10.1145/3288599.3296013
Robinson FJantz MKulkarni P(2016)Code cache management in managed language VMs to reduce memory consumption for embedded systemsACM SIGPLAN Notices10.1145/2980930.290795851:5(11-20)Online publication date: 13-Jun-2016
https://dl.acm.org/doi/10.1145/2980930.2907958
Robinson FJantz MKulkarni PKuo TWhalley D(2016)Code cache management in managed language VMs to reduce memory consumption for embedded systemsProceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems10.1145/2907950.2907958(11-20)Online publication date: 13-Jun-2016
https://dl.acm.org/doi/10.1145/2907950.2907958
Zhao ZWu BZhou MDing YSun JShen XWu Y(2014)Call sequence prediction through probabilistic calling automataACM SIGPLAN Notices10.1145/2714064.266022149:10(745-762)Online publication date: 15-Oct-2014
https://dl.acm.org/doi/10.1145/2714064.2660221
Zhao ZWu BZhou MDing YSun JShen XWu YBlack AMillstein T(2014)Call sequence prediction through probabilistic calling automataProceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications10.1145/2660193.2660221(745-762)Online publication date: 15-Oct-2014
https://dl.acm.org/doi/10.1145/2660193.2660221
Chandramohan KO'Boyle MChatha KErnst RRaghunathan AIyer R(2014)A compiler framework for automatically mapping data parallel programs to heterogeneous MPSoCsProceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems10.1145/2656106.2656107(1-10)Online publication date: 12-Oct-2014
https://dl.acm.org/doi/10.1145/2656106.2656107
Branković AStavrou KGibert EGonzález AFranke HHeinecke APalem KUpfal E(2013)Performance analysis and predictability of the software layer in dynamic binary translators/optimizersProceedings of the ACM International Conference on Computing Frontiers10.1145/2482767.2482786(1-10)Online publication date: 14-May-2013
https://dl.acm.org/doi/10.1145/2482767.2482786
Baiocchi JChilders BDavidson JHiser J(2013)Enabling dynamic binary translation in embedded systems with scratchpad memoryACM Transactions on Embedded Computing Systems10.1145/2362336.239917811:4(1-33)Online publication date: 1-Jan-2013
https://dl.acm.org/doi/10.1145/2362336.2399178
Hazelwood K(2011)Dynamic Binary Modification: Tools, Techniques, and ApplicationsSynthesis Lectures on Computer Architecture10.2200/S00345ED1V01Y201104CAC0156:2(1-81)Online publication date: 28-Mar-2011
https://doi.org/10.2200/S00345ED1V01Y201104CAC015
Hazelwood KStok LDutt NHassoun S(2011)Process-level virtualization for runtime adaptation of embedded softwareProceedings of the 48th Design Automation Conference10.1145/2024724.2024924(895-900)Online publication date: 5-Jun-2011
https://dl.acm.org/doi/10.1145/2024724.2024924

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents