Nanometer-scale standard cell library for enhanced redundant via1 insertion rate
Pages 319 - 324
Abstract
Despite the rapid advances in process technology, via failure is still problematic in nanometer-scale semiconductor manufacturing. Adding redundant vias is the typical approach for improving yield and reliability. Standard cells are essential for increasing the insertion rate of redundant via1s in cell-based designs. This study proposes an efficient library check and staggered pin arrangement approach that considers different configurations of redundant vias such as double-via and rectangle-via in order to increase redundant via1 insertion rate. Moreover, the proposed standard cell library is easily implemented in all currently available routers. The experimental results reveal that the proposed library improves total inserted redundant vias, total inserted redundant via1s, and total run time by 20.5%, 33.3%, and 44.8%, respectively. Compared to conventional approach, the average via1 insertion rate in double-via pattern is improved by 14.8%, and the via1 insertion rate in rectangle-via pattern is achieved at 100%.
References
[1]
Topology Layout Rule. http://www.umc.com.
[2]
UMC 65nm Standard Performance Cell Library. http://www.umc.com.
[3]
Zroute, IC Compiler. http://www.synopsys.com.
[4]
R. Aitken. DFM metrics for standard cells. In Proceedings of the 7th International Symposium on Quality Electronic Design, pages 491--496, 2006.
[5]
H.-Y. Chen, M.-F. Chiang, Y.-W. Chang, L. Chen, and B. Han. Full-chip routing considering double-via insertion. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(5):844--857, 2008.
[6]
T. Fujimaki, K. Higashi, N. Nakamura, N. Matsunaga, K. Yoshida, N. Miyawaki, M. Hatano, M. Hasunuma, J. Wada, T. Nishioka, K. Akiyama, H. Kawashima, Y. Enomoto, T. Hasegawa, K. Honda, M. Iwai, S. Yamada, and F. Matsuoka. Mechanism of moisture uptake induced via failure and its impact on 45nm node interconnect design. In IEEE International Electron Devices Meeting, pages 183--186, 2005.
[7]
C. Guardiani, N. Dragone, and P. McNamara. Proactive design for manufacturing (DFM) for nanometer SoC designs. In Proceedings of the IEEE Custom Integrated Circuits Conference, pages 309--316, 2004.
[8]
H. Heineken, J. Khare, and M. d'Abreu. Manufacturability analysis of standard cell libraries. In Proceedings of the IEEE on Custom Integrated Circuits Conference, pages 321 --324, 1998.
[9]
K.-Y. Lee and T.-C. Wang. Post-routing redundant via insertion for yield/reliability improvement. In Asia and South Paci_c Conference on Design Automation, page 6, 2006.
[10]
T.-Y. Lin, T.-H. Lin, H.-H. Tung, and R.-B. Lin. Double-via-driven standard cell library design. In Design, Automation Test in Europe Conference Exhibition, pages 1--6, 2007.
[11]
H. Sunagawa, H. Terada, A. Tsuchiya, K. Kobayashi, and H. Onodera. Effect of regularity-enhanced layout on printability and circuit performance of standard cells. In Quality of Electronic Design, pages 195--200, 2009.
[12]
W.-C. Tseng, Y.-H. Chen, and R.-B. Lin. Router and cell library co-development for improving redundant via insertion at pins. In IEEE International Conference on Computer Design, pages 646--651, 2008.
[13]
J.-T. Yan, B.-Y. Chiang, and Z.-W. Chen. Yield-driven redundant via insertion based on probabilistic via-connection analysis. In IEEE International Conference on Electronics, Circuits and Systems, pages 874--877, 2006.
Index Terms
- Nanometer-scale standard cell library for enhanced redundant via1 insertion rate
Recommendations
Design of a practical nanometer-scale redundant via-aware standard cell library for improved redundant via1 insertion rate
Despite the rapid advances in process technology, via failure is still problematic in nanometer-scale semiconductor manufacturing. Adding redundant vias is a typical approach for improving yield and reliability. Cell-based design methodologies are ...
Post-layout Redundant Via Insertion Approach Considering Multiple Via Configuration
Yield loss caused by via failures is unacceptably high in many semiconductor manufacturing processes. Redundant via insertion (RVI) is a typical approach for improving manufacturing competitiveness. The double-via insertion in concurrent routing or post-...
Full-Chip Routing Considering Double-Via Insertion
As the technology node advances into the nanometer era, via-open defects are one of the dominant failures due to the copper cladding process. To improve via yield and reliability, redundant-via insertion is a highly recommended technique proposed by ...
Comments
Information & Contributors
Information
Published In
May 2011
496 pages
ISBN:9781450306676
DOI:10.1145/1973009
- General Chairs:
- David Atienza,
- Yuan Xie,
- Program Chairs:
- Jose L. Ayala,
- Ken Stevens
Copyright © 2011 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
In-Cooperation
- IEEE CEDA
- IEEE CASS
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 02 May 2011
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
GLSVLSI '11
Sponsor:
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 96Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)2
Reflects downloads up to 23 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in