Article

Free access

Revisiting the cascade circuit in logic cells of lookup table based FPGAs

Author:

Nam-Sung WooAuthors Info & Claims

FPGA '95: Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays

Pages 90 - 96

https://doi.org/10.1145/201310.201325

Published: 15 February 1995 Publication History

PDF eReader

References

[1]

B. Britton~ D. Hill~ W. Osw~ld~ N-S Woo~ ~nd S. Singh. Optimized reconfigur~ble cell ~rr~y ~rchitecture for high-performance field programmable g~te ~rr~ys. Pvoc. of IEEE Custom Integrated Circuits Conf. 1993, p~ges 7.2.1-7.2.5~ 1993.

Google Scholar

[2]

D. Hill~ B. Britton~ B. Oswald~ N-S Woo~ S. Singh~ C-T Chen~ and B. Krambeck. ORCA : A New Architecture for High- Performance FPGAs~ pages 52-60. Springer- Verlag~ 1993.

Digital Library

Google Scholar

[3]

AT&T Microelectronics. Optimized Reconfiguvable Cell Away (ORCA) Series Field- Programmable Gate Arrays~ 1993.

Google Scholar

[4]

H-C Hsieh~ W. Carter~ J. Ja~ E. Cheung~ S. Schreifels~ C. Erickson~ P. Freidin~ and L. Tinkey. Third-generation architecture boosts speed and density of fieldprogrammable gate arrays. In Proc. of IEEE 1990 Custom Integrated Circuits Conf., p~ges 31.2.1-31.2.7~ 1990.

Google Scholar

[5]

Xilinx. XCJO00 Data Book~ 1991.

Google Scholar

[6]

Altera. FLEX 8000 Programmable Logic Device Family~ 1993.

Google Scholar

[7]

Xilinx. Technical Data Book: XC3000 Logic Cell Array Family~ 1990.

Google Scholar

[8]

AT&T Microelectronics. ATT3000 Series Field Programmable Gate Arrays, 1991.

Google Scholar

Cited By

View all

Palchaudhuri AChakraborty RPalchaudhuri AChakraborty R(2015)IntroductionHigh Performance Integer Arithmetic Circuit Design on FPGA10.1007/978-81-322-2520-1_1(1-10)Online publication date: 7-Jul-2015
https://doi.org/10.1007/978-81-322-2520-1_1
Luu JGoeders JWainberg MSomerville AYu TNasartschuk KNasr MWang SLiu TAhmed NKent KAnderson JRose JBetz V(2014)VTR 7.0ACM Transactions on Reconfigurable Technology and Systems10.1145/26175937:2(1-30)Online publication date: 4-Jul-2014
https://dl.acm.org/doi/10.1145/2617593
Uma RDhavachelvan PMeghanathan NWozniak M(2012)Synthesis optimization by redesigning FPGA architecture for area-speed optimizationProceedings of the Second International Conference on Computational Science, Engineering and Information Technology10.1145/2393216.2393271(322-327)Online publication date: 26-Oct-2012
https://dl.acm.org/doi/10.1145/2393216.2393271
Show More Cited By

Index Terms

Revisiting the cascade circuit in logic cells of lookup table based FPGAs
1. Hardware
2. Mathematics of computing
  1. Discrete mathematics
    1. Graph theory
      1. Trees

Recommendations

Quaternary Logic Lookup Table in Standard CMOS
Interconnections are increasingly the dominant contributor to delay, area and energy consumption in CMOS digital circuits. Multiple-valued logic can decrease the average power required for level transitions and reduces the number of required ...
A pipelined divider with a small lookup table
IMCAS'07: Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and Systems

The design of fast dividers is an important issue in high speed computing because division account for a significant fraction of the total arithmetic operation. Taylor series expansion is a well-known multiplicative scheme for high-performance division ...
Logic Circuit Design: Selected Methods

Comments

Information & Contributors

Information

Published In

FPGA '95: Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays

February 1995

174 pages

ISBN:089791743X

DOI:10.1145/201310

Chairmen:
Pak K. Chan
Univ. of California at Santa Cruz, Santa Cruz
,
Jonathan Rose
Univ. of Toronto, Toronto, Ont., Canada

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 February 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

FPGA95

Sponsor:

SIGDA

FPGA95: ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

February 12 - 14, 1995

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
610
Total Downloads

Downloads (Last 12 months)67
Downloads (Last 6 weeks)19

Reflects downloads up to 12 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Palchaudhuri AChakraborty RPalchaudhuri AChakraborty R(2015)IntroductionHigh Performance Integer Arithmetic Circuit Design on FPGA10.1007/978-81-322-2520-1_1(1-10)Online publication date: 7-Jul-2015
https://doi.org/10.1007/978-81-322-2520-1_1
Luu JGoeders JWainberg MSomerville AYu TNasartschuk KNasr MWang SLiu TAhmed NKent KAnderson JRose JBetz V(2014)VTR 7.0ACM Transactions on Reconfigurable Technology and Systems10.1145/26175937:2(1-30)Online publication date: 4-Jul-2014
https://dl.acm.org/doi/10.1145/2617593
Uma RDhavachelvan PMeghanathan NWozniak M(2012)Synthesis optimization by redesigning FPGA architecture for area-speed optimizationProceedings of the Second International Conference on Computational Science, Engineering and Information Technology10.1145/2393216.2393271(322-327)Online publication date: 26-Oct-2012
https://dl.acm.org/doi/10.1145/2393216.2393271
Hauck SHosler MFry TCong JKaptanoglu S(1998)High-performance carry chains for FPGAsProceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays10.1145/275107.275142(223-233)Online publication date: 1-Mar-1998
https://dl.acm.org/doi/10.1145/275107.275142

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Quaternary Logic Lookup Table in Standard CMOS

A pipelined divider with a small lookup table

Logic Circuit Design: Selected Methods