research-article

AstroLIT: enabling simulation-based microarchitecture comparison between Intel® and Transmeta designs

Authors:

Hong WangAuthors Info & Claims

CF '11: Proceedings of the 8th ACM International Conference on Computing Frontiers

Article No.: 21, Pages 1 - 2

https://doi.org/10.1145/2016604.2016629

Published: 03 May 2011 Publication History

Get Access

Abstract

While the out-of-order engine has been the mainstream micro-architecture-design paradigm to achieve high performance, Transmeta took a different approach using dynamic binary translation (BT). To enable detailed comparison of these two radically different processor-design approaches, it is natural to leverage well-established simulation-based methodologies. However, BT-based processor designs pose new challenges to standard sampling-based simulation methodologies. This paper describes these challenges, and it also introduces the AstroLIT methodology to address them.

References

[1]

J. C. Dehnert, B. K. Grant, J. P. Banning, R. Johnson, T. Kistler, A. Klaiber, and J. Mattson. The Transmeta Code Morphing Software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In CGO, 2003.

Digital Library

Google Scholar

[2]

T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS, 2002.

Digital Library

Google Scholar

[3]

R. Singhal, K. S. Venkatraman, E. R. Cohn, J. G. Holm, D. A. Koufaty, M.-J. Lin, M. J. Madhav, M. Mattwandel, N. Nidhi, J. D. Pearce, and M. Seshadri. Performance analysis and validation of the Intel® Pentium® 4 processor on 90nm technology. Intel Technology Journal, 2004.

Google Scholar

[4]

R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA, 2003.

Digital Library

Google Scholar

Cited By

View all

Lupon MGibert EMagklis GSamudrala SMartínez RStavrou KDitzel D(2014)Speculative hardware/software co-designed floating-point multiply-add fusionACM SIGARCH Computer Architecture News10.1145/2654822.254197842:1(623-638)Online publication date: 24-Feb-2014
https://dl.acm.org/doi/10.1145/2654822.2541978
Lupon MGibert EMagklis GSamudrala SMartínez RStavrou KDitzel D(2014)Speculative hardware/software co-designed floating-point multiply-add fusionACM SIGPLAN Notices10.1145/2644865.254197849:4(623-638)Online publication date: 24-Feb-2014
https://dl.acm.org/doi/10.1145/2644865.2541978
Jia NYang CHe YCheng XTrancoso PFranklin DMcKee S(2014)DTTProceedings of the 11th ACM Conference on Computing Frontiers10.1145/2597917.2597944(1-10)Online publication date: 20-May-2014
https://dl.acm.org/doi/10.1145/2597917.2597944
Show More Cited By

Index Terms

AstroLIT: enabling simulation-based microarchitecture comparison between Intel® and Transmeta designs
1. General and reference
  1. Cross-computing tools and techniques
    1. Measurement
    2. Metrics

Recommendations

Two-Level Hybrid Sampled Simulation of Multithreaded Applications

Sampled microarchitectural simulation of single-threaded applications is mature technology for over a decade now. Sampling multithreaded applications, on the other hand, is much more complicated. Not until very recently have researchers proposed ...
Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions
LCTES '17

More and more modern processors have been supporting non-contiguous SIMD data accesses. However, translating such instructions has been overlooked in the Dynamic Binary Translation (DBT) area. For example, in the popular QEMU dynamic binary translator, ...
Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions
LCTES 2017: Proceedings of the 18th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems

More and more modern processors have been supporting non-contiguous SIMD data accesses. However, translating such instructions has been overlooked in the Dynamic Binary Translation (DBT) area. For example, in the popular QEMU dynamic binary translator, ...

Comments

Information & Contributors

Information

Published In

CF '11: Proceedings of the 8th ACM International Conference on Computing Frontiers

May 2011

268 pages

ISBN:9781450306980

DOI:10.1145/2016604

General Chair:
Calin Cascaval
Qualcomm Research
,
Program Chairs:
Pedro Trancoso
University of Cyprus, CY
,
Viktor Prasanna
University of Southern California

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 03 May 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

CF'11

Sponsor:

SIGMICRO

CF'11: Computing Frontiers Conference

May 3 - 5, 2011

Ischia, Italy

Acceptance Rates

Overall Acceptance Rate 273 of 785 submissions, 35%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
190
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 15 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Lupon MGibert EMagklis GSamudrala SMartínez RStavrou KDitzel D(2014)Speculative hardware/software co-designed floating-point multiply-add fusionACM SIGARCH Computer Architecture News10.1145/2654822.254197842:1(623-638)Online publication date: 24-Feb-2014
https://dl.acm.org/doi/10.1145/2654822.2541978
Lupon MGibert EMagklis GSamudrala SMartínez RStavrou KDitzel D(2014)Speculative hardware/software co-designed floating-point multiply-add fusionACM SIGPLAN Notices10.1145/2644865.254197849:4(623-638)Online publication date: 24-Feb-2014
https://dl.acm.org/doi/10.1145/2644865.2541978
Jia NYang CHe YCheng XTrancoso PFranklin DMcKee S(2014)DTTProceedings of the 11th ACM Conference on Computing Frontiers10.1145/2597917.2597944(1-10)Online publication date: 20-May-2014
https://dl.acm.org/doi/10.1145/2597917.2597944
Branković AStavrou KGibert EGonzález ATrancoso PFranklin DMcKee S(2014)Accurate off-line phase classification for HW/SW co-designed processorsProceedings of the 11th ACM Conference on Computing Frontiers10.1145/2597917.2597937(1-10)Online publication date: 20-May-2014
https://dl.acm.org/doi/10.1145/2597917.2597937
Branković AStavrou KGibert EGonzález A(2014)Warm-Up Simulation Methodology for HW/SW Co-Designed ProcessorsProceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization10.1145/2581122.2544142(284-294)Online publication date: 15-Feb-2014
https://dl.acm.org/doi/10.1145/2581122.2544142
Branković AStavrou KGibert EGonzález A(2014)Warm-Up Simulation Methodology for HW/SW Co-Designed ProcessorsProceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization10.1145/2544137.2544142(284-294)Online publication date: 15-Feb-2014
https://dl.acm.org/doi/10.1145/2544137.2544142
Lupon MGibert EMagklis GSamudrala SMartínez RStavrou KDitzel DBalasubramonian RDavis AAdve S(2014)Speculative hardware/software co-designed floating-point multiply-add fusionProceedings of the 19th international conference on Architectural support for programming languages and operating systems10.1145/2541940.2541978(623-638)Online publication date: 24-Feb-2014
https://dl.acm.org/doi/10.1145/2541940.2541978

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Two-Level Hybrid Sampled Simulation of Multithreaded Applications

Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions

Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Two-Level Hybrid Sampled Simulation of Multithreaded Applications

Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions

Dynamic translation of structured Loads/Stores and register mapping for architectures with SIMD extensions

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations