research-article

Hermes: an integrated CPU/GPU microarchitecture for IP routing

Authors:

Yubei ChenAuthors Info & Claims

DAC '11: Proceedings of the 48th Design Automation Conference

Pages 1044 - 1049

https://doi.org/10.1145/2024724.2024953

Published: 05 June 2011 Publication History

Abstract

With the constantly increasing Internet traffic and fast changing network protocols, future routers have to simultaneously satisfy the requirements for throughput, QoS, flexibility, and scalability. In this work, we propose a novel integrated CPU/GPU microarchitecture, Hermes, for QoS-aware high speed routing. We also develop a new thread scheduling mechanism, which significantly improves all QoS metrics.

References

[1]

F. Baker, Requirements for IP Version 4 Routers, Internet RFC 1812, June 1995.

Digital Library

[2]

E. Schumacher-Rasmussen, Cisco Predicts Video Will Make Up 91% of all Internet Traffic by 2014, http://www.streamingmediaeurope.net/2010/06/02/cisco-predicts-video-will-make-up-91-of-all-internet-traffic-by-2014, 2010.

[3]

W. Eatherton, The Push of Network Processing to the Top of Pyramid, Keynote Speech at ANCS, 2005.

[4]

L. De Carli, et. al., PLUG: Flexible Lookup Modules for Rapid Deployment of New Protocols in High-speed Routers, In Proc. of SIGCOMM, 2009.

Digital Library

[5]

H. J. Chao and B. Liu, High Performance Switches and Routers. Wiley-Interscience. 2007.

Digital Library

[6]

D. Blythe. Rise of the Graphics Processor. In Proc. of IEEE, vol. 96, No. 5. 761--778, 2008.

[7]

NVIDIA, CUDA Programming Guide 2.3. 2009.

[8]

J. Hensley, AMD CTM overview. In International Conference on Computer Graphics and Interactive Techniques, 2007.

Digital Library

[9]

S. Mu, et al. IP Routing Processing with Graphic Processors. In Proc. of DATE, 2010.

Digital Library

[10]

S. Han, et al. PacketShader: a GPU-Accelerated Software Router. In Proc. of SIGCOMM, 2010.

Digital Library

[11]

G. Varghese. Network Algorithmics. Elsevier/Morgan Kaufmann. 2005.

[12]

E. Kohler, et al., The Click Modular Router. ACM Trans. On Computer Systes. Vol. 18, No. 3, 2000.

Digital Library

[13]

M. Peyravian, and J. Calvignac. Fundamental Architectural Considerations for Network Processors. In International Journal of Computer and Telecommunications Networking. 41(5), April 2003.

Digital Library

[14]

C. Kulkarni, et al. Programming Challenges in Network Processor Deployment, In Proceedings of International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 178--187, 2003.

Digital Library

[15]

R. Merritt. Intel Shifts Network Chip to Startup. EE Times. http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=202804472. 2007.

[16]

Intel Whitepaper. Packet Processing with Intel Multi-Core Processors. 2008.

[17]

PCI SIG. (2007). PCI Express Base 2.0 specification. http://www.pcisig.com/specifications/pciexpress/.

[18]

AMD. The AMD Fusion^TM Family of APUs. http://sites.amd.com/us/fusion/APU/Pages/fusion.aspx.

[19]

Wiki, GDDR5, http://en.wikipedia.org/wiki/GDDR5.

[20]

D. Wischik, and N. McKeown. Buffer Sizes for Core Routers. ACM SIGCOMM Comp. Communications Review, July 2005.

Digital Library

[21]

C. Villamizar and C. Song. High Performance TCP in ANSNet. ACM SIGCOMM Comp. Communications Review, 24(5):45--60, 1994.

Digital Library

[22]

A. Vishwanath, et al. Perspectives on Router Buffer Sizing: Recent Results and Open Problems. ACM SIGCOMM Comp. Communications Review, April 2009.

Digital Library

[23]

A. Dhamdhere, and C. Dovrolis. Open Issues in Router Buffer Sizing. ACM SIGCOMM Comp. Communications Review, Jan. 2006.

Digital Library

[24]

N. Egi, et al. Understanding the Packet Processing Capability of Multi-Core Servers. Intel Technical Report.

[25]

J. Postel, User Datagram Protocol, Internet RFC768, August 1980.

Digital Library

[26]

T. Wolf, and M. A. Franklin, Locality aware predictive scheduling of network processors, In Proc. of ISPASS 2001.

[27]

S. Thoziyoor, et al. CACTI 5.1. Technical Report HPL-2008-20, Hewlett Packard Laboratories Palo Alto, April 2008.

[28]

A. Bakhoda, et al. Analyzing CUDA Workloads Using a Detailed GPU Simulator. In Proc. of ISPASS, 2009.

[29]

B. Bloom. Space/time trade-offs in hash coding with allowable errors. Communication of the ACM, vol. 13, pp. 422--426, Jul. 1970.

Digital Library

[30]

The Snort Project, Snort users manual 2.8.0. http://www.snort.org/docs/snort/manual/2.8.0/snortmanual.pdf.

[31]

Tcpreplay. http://tcpreplay.synfin.net/trac/.

[32]

Routing Information Service (RIS). http://www.ripe.net/projects/ris/rawdata.html.

[33]

ClassBench: A Packet Classification Benchmark. http://www.arl.wustl.edu/classbench/index.htm.

[34]

Y. Luo, et al, Shared Memory Multiprocessor Architectures for Softwre IP Routers, IEEE Transaction On Parallel and Distributed Systems, Vol.14, No. 12, Dec. 2003.

Digital Library

[35]

MAWI Working Group Traffic Archive. http://mawi.wide.ad.jp/mawi/

[36]

P. M., IP Quality of Service, Helsinki University of Technology, Laboratory of Telecommunications Technology, 1999.

Cited By

Karimi HKhamforoosh KMaihami V(2022)Improvement of DBR routing protocol in underwater wireless sensor networks using fuzzy logic and bloom filterPLOS ONE10.1371/journal.pone.026341817:2(e0263418)Online publication date: 7-Feb-2022
https://doi.org/10.1371/journal.pone.0263418
Nair AJoshi A(2022)Parallelizing CPU-GPU Network Processing Flows2022 International Conference on Innovative Trends in Information Technology (ICITIIT)10.1109/ICITIIT54346.2022.9744209(1-5)Online publication date: 12-Feb-2022
https://doi.org/10.1109/ICITIIT54346.2022.9744209
Maghazeh ABordoloi UDastgeer UAndrei AEles PPeng Z(2017)Latency-Aware Packet Processing on CPU-GPU Heterogeneous SystemsProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062269(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062269
Show More Cited By

Index Terms

Hermes: an integrated CPU/GPU microarchitecture for IP routing
1. Computer systems organization
  1. Architectures
    1. Other architectures
      1. Heterogeneous (hybrid) systems
    2. Parallel architectures
      1. Single instruction, multiple data
2. Networks
  1. Network components
    1. Intermediate nodes
      1. Routers

Recommendations

PacketShader: a GPU-accelerated software router
SIGCOMM '10

We present PacketShader, a high-performance software router framework for general packet processing with Graphics Processing Unit (GPU) acceleration. PacketShader exploits the massively-parallel processing power of GPU to address the CPU bottleneck in ...
PacketShader: a GPU-accelerated software router
SIGCOMM '10: Proceedings of the ACM SIGCOMM 2010 conference

We present PacketShader, a high-performance software router framework for general packet processing with Graphics Processing Unit (GPU) acceleration. PacketShader exploits the massively-parallel processing power of GPU to address the CPU bottleneck in ...
Experimental TCP Performance Evaluation on Diffserv AF PHBs over ATM SBR Service

In these days, IP network customers become sensitive to the QoS guarantee provided by the network. Amongst many QoS guarantee schemes, Diffserv (Differentiated Services) is the one of the most practical candidates for the next generation IP networks. ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '11: Proceedings of the 48th Design Automation Conference

June 2011

1055 pages

ISBN:9781450306362

DOI:10.1145/2024724

General Chair:
Leon Stok
IBM Corp., Hopewell Jct., NY
,
Program Chairs:
Nikil Dutt
Univ. of California, Irvine, CA
,
Soha Hassoun
Tufts Univ., Medford, MA

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE Council on Electronic Design Automation (CEDA)

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '11

Sponsor:

EDAC
SIGDA

DAC '11: The 48th Annual Design Automation Conference 2011

June 5 - 10, 2011

California, San Diego

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
305
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 14 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Karimi HKhamforoosh KMaihami V(2022)Improvement of DBR routing protocol in underwater wireless sensor networks using fuzzy logic and bloom filterPLOS ONE10.1371/journal.pone.026341817:2(e0263418)Online publication date: 7-Feb-2022
https://doi.org/10.1371/journal.pone.0263418
Nair AJoshi A(2022)Parallelizing CPU-GPU Network Processing Flows2022 International Conference on Innovative Trends in Information Technology (ICITIIT)10.1109/ICITIIT54346.2022.9744209(1-5)Online publication date: 12-Feb-2022
https://doi.org/10.1109/ICITIIT54346.2022.9744209
Maghazeh ABordoloi UDastgeer UAndrei AEles PPeng Z(2017)Latency-Aware Packet Processing on CPU-GPU Heterogeneous SystemsProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062269(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062269
Lee HAl Faruque M(2016)Run-Time Scheduling Framework for Event-Driven Applications on a GPU-Based Embedded SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.254791635:12(1956-1967)Online publication date: 1-Nov-2016
https://dl.acm.org/doi/10.1109/TCAD.2016.2547916
Uddin JJeong IKang MKim CKim J(2016)Accelerating IP routing algorithm using graphics processing unit for high speed multimedia communicationMultimedia Tools and Applications10.1007/s11042-014-2013-375:23(15365-15379)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1007/s11042-014-2013-3
Makkes MVarbanescu Ade Laat CMeijer RNapoli CSalapura VFranke HHou R(2015)Fast packet forwarding engine based on software circuitsProceedings of the 12th ACM International Conference on Computing Frontiers10.1145/2742854.2742862(1-8)Online publication date: 6-May-2015
https://dl.acm.org/doi/10.1145/2742854.2742862
Lee HAl Faruque MFettweis GNebel W(2014)GPU-EvRProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2616876(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2616876
Bahrambeigy BAhmadi MFazlali M(2014)Bloom-Bird: A scalable open source router based on Bloom filter2014 22nd Iranian Conference on Electrical Engineering (ICEE)10.1109/IranianCEE.2014.6999678(980-985)Online publication date: May-2014
https://doi.org/10.1109/IranianCEE.2014.6999678
Li YZhang DLiu AZheng JNajjar WYavatkar RRixner S(2013)GAMTProceedings of the ninth ACM/IEEE symposium on Architectures for networking and communications systems10.5555/2537857.2537859(1-12)Online publication date: 21-Oct-2013
https://dl.acm.org/doi/10.5555/2537857.2537859
Fang KNi YHe JLi ZMu SDeng Y(2013)FastLanes: An FPGA accelerated GPU microarchitecture simulator2013 IEEE 31st International Conference on Computer Design (ICCD)10.1109/ICCD.2013.6657049(241-248)Online publication date: Oct-2013
https://doi.org/10.1109/ICCD.2013.6657049
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents