article

Free access

Hitting the memory wall: implications of the obvious

Authors:

Wm. A. Wulf,

Sally A. McKeeAuthors Info & Claims

ACM SIGARCH Computer Architecture News, Volume 23, Issue 1

Pages 20 - 24

https://doi.org/10.1145/216585.216588

Published: 01 March 1995 Publication History

PDF eReader

References

[1]

[Bas91] F. Baskett, Keynote address. International Symposium on Shared Memory Multiprocessing, April 1991.

Google Scholar

[2]

[Hen90] J.L. Hennessy and D.A. Patterson, Computer Architecture: a Quantitative Approach, Morgan-Kaufman, San Mateo, CA, 1990.

Digital Library

Google Scholar

[3]

[McK94] S.A. McKee, et. al., "Experimental Implementation of Dynamic Access Ordering", Proc. 27th Hawaii International Conference on System Sciences, Maui, HI, January 1994.

Google Scholar

[4]

[McK94a] S.A. McKee, et. al., "Increasing Memory Bandwidth for Vector Computations", Proc. Conference on Programming Languages and System Architecture, Zurich, March 1994.

Digital Library

Google Scholar

Cited By

View all

Matsuo RHasegawa T(2024) Classification of direct optical signal inputs by Ag 2 S island network reservoir Japanese Journal of Applied Physics10.35848/1347-4065/ad21bb63:3(03SP61)Online publication date: 29-Feb-2024
https://doi.org/10.35848/1347-4065/ad21bb
Gao SOhsawa T(2024)A training method for deep neural network inference accelerators with high tolerance for their hardware imperfectionJapanese Journal of Applied Physics10.35848/1347-4065/ad189563:2(02SP63)Online publication date: 23-Jan-2024
https://doi.org/10.35848/1347-4065/ad1895
Cho SKim SKang MBaik SJeon J(2024)Analyzing Various Structural and Temperature Characteristics of Floating Gate Field Effect Transistors Applicable to Fine-Grain Logic-in-Memory DevicesMicromachines10.3390/mi1504045015:4(450)Online publication date: 27-Mar-2024
https://doi.org/10.3390/mi15040450
Show More Cited By

Index Terms

Hitting the memory wall: implications of the obvious

Recommendations

Cache Design with Domain Wall Memory
Domain wall memory (DWM) is a recently developed spin-based memory technology in which several bits of data are densely packed into the domains of a ferromagnetic wire. DWM has shown great promise in enabling non-volatile memory with very high density and ...
Write-once-memory-code phase change memory
DATE '14: Proceedings of the conference on Design, Automation & Test in Europe

This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM --- attributed to PCM SET --- by ...
Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent Systems

Replacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...

Comments

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News

ACM SIGARCH Computer Architecture News Volume 23, Issue 1

March 1995

24 pages

ISSN:0163-5964

DOI:10.1145/216585

Editor:
Doug DeGroot
Texas Instruments Inc., Dallas, TX

Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 March 1995

Published in SIGARCH Volume 23, Issue 1

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1,355
Total Citations
View Citations
8,271
Total Downloads

Downloads (Last 12 months)1,602
Downloads (Last 6 weeks)155

Reflects downloads up to 12 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Matsuo RHasegawa T(2024) Classification of direct optical signal inputs by Ag 2 S island network reservoir Japanese Journal of Applied Physics10.35848/1347-4065/ad21bb63:3(03SP61)Online publication date: 29-Feb-2024
https://doi.org/10.35848/1347-4065/ad21bb
Gao SOhsawa T(2024)A training method for deep neural network inference accelerators with high tolerance for their hardware imperfectionJapanese Journal of Applied Physics10.35848/1347-4065/ad189563:2(02SP63)Online publication date: 23-Jan-2024
https://doi.org/10.35848/1347-4065/ad1895
Cho SKim SKang MBaik SJeon J(2024)Analyzing Various Structural and Temperature Characteristics of Floating Gate Field Effect Transistors Applicable to Fine-Grain Logic-in-Memory DevicesMicromachines10.3390/mi1504045015:4(450)Online publication date: 27-Mar-2024
https://doi.org/10.3390/mi15040450
Liu HShi SWang XJiang ZChen Q(2024)Performance Analysis and Optimizations of Matrix Multiplications on ARMv8 Processors2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546786(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546786
Zhou YHuang XYang JNi KAmrouch HZhuo CYin X(2024)Low Power and Temperature- Resilient Compute-In-Memory Based on Subthreshold-FeFET2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546647(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546647
Kang CPark CLee MKang JJang MChung H(2024)Large-scale photonic inverse design: computational challenges and breakthroughsNanophotonics10.1515/nanoph-2024-0127Online publication date: 7-Jun-2024
https://doi.org/10.1515/nanoph-2024-0127
Bagchi ADharamjeet Rishabh OSuri MPanda P(2024)POEM: Performance Optimization and Endurance Management for Non-volatile CachesACM Transactions on Design Automation of Electronic Systems10.1145/365345229:5(1-36)Online publication date: 27-Mar-2024
https://dl.acm.org/doi/10.1145/3653452
Martínez Palau FTorrents MArmejach ACasas M(2024)Exploiting Vector Code Semantics for Efficient Data Cache PrefetchingProceedings of the 38th ACM International Conference on Supercomputing10.1145/3650200.3656635(98-109)Online publication date: 30-May-2024
https://dl.acm.org/doi/10.1145/3650200.3656635
Katsarakis AGavrielatos VNtarmos NMencagli GDazzi PLowenthal DBadia R(2024)DLHT: A Non-blocking Resizable Hashtable with Fast Deletes and Memory-awarenessProceedings of the 33rd International Symposium on High-Performance Parallel and Distributed Computing10.1145/3625549.3658682(186-199)Online publication date: 3-Jun-2024
https://dl.acm.org/doi/10.1145/3625549.3658682
Patel VShah NKrishna AGlint TRonak AMekie J(2024)COMPRIZE: Assessing the Fusion of Quantization and Compression on DNN Hardware Accelerators2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)10.1109/VLSID60093.2024.00048(253-258)Online publication date: 6-Jan-2024
https://doi.org/10.1109/VLSID60093.2024.00048
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

Cache Design with Domain Wall Memory

Write-once-memory-code phase change memory

Enabling Hybrid PCM Memory System with Inherent Memory Management

Comments

Information

Published In

Publisher

Publication History

Check for updates

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations