Article

Free access

2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits

Authors:

A. Kramer,

J. S. Denker,

B. Flower,

J. MoroneyAuthors Info & Claims

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

Pages 191 - 196

https://doi.org/10.1145/224081.224115

Published: 23 April 1995 Publication History

PDF eReader

References

[1]

Rolf Landauer, "Irreversibility and Heat Generation in the Computing Process", IBM J. Res. Devel. vol. 5 pp. 183-191 (1961).

Digital Library

Google Scholar

[2]

C.H. Bennett, "Logical Reversibility of Computation", IBM J. Res. Devel. vol. 17, pp525-532 (1973).

Digital Library

Google Scholar

[3]

C. Seitz et al., "Hot Clock nMOS", Proceedings of the 1985 Chapel Hill Conference on VLSI. Computer Science Press (1985).

Google Scholar

[4]

Roderick T. Hinman and Martin F. Schlecht, "Power Dissipation Measurements on Recovered Energy Logic", 1994 Symposium on VLSI Circuits / Digest of Technical Papers, 19. IEEE (June 1994).

Google Scholar

[5]

A. G. Dickinson and J. S. Denker, "Adiabatic Dynamic Logic", Proceedings of the Custom Integrated Circuits Conference. IEEE (1994).

Crossref

Google Scholar

[6]

J. G. Koller and W.C. Athas, "Adiabatic Switching, Low Energy Computing, and the Physics of Storing and Erasing Information", PhysComp '92: Proc. of the Workshop on Physics and Computation. IEEE (1993).

Google Scholar

[7]

Ralph C. Merkle, "Reversible Electronic Logic using Switches", Nanotechnology Vol. 4 21-40. (1993).

Crossref

Google Scholar

[8]

Alan Kramer, John S. Denker, Stephen C. Avery, Alex G. Dickinson, and Thomas R. Wik, "Adiabatic Computing with the 2N-2N2D Logic Family", 1994 Symposium on VLSI Circuits / Digest of Technical Papers, 25. IEEE (June 1994).

Google Scholar

[9]

J. S. Hall, "An Electroid Switching Model for Reversible Computer Architectures", PhysComp '92: Proc. of the Workshop on Physics and Computation. IEEE (1993).

Google Scholar

[10]

S. G. Younis and T. Knight, "Practical Implementation of Charge Recovering Asymptotically Zero Power CMOS", Proc. of 1993 Symposium on Integrated Systems, 234-250. MIT Press (1993).

Digital Library

Google Scholar

[11]

T.J. Gabara, "Pulsed Low Power CMOS", Inter. J. of High Speed Elec. and Systems, Vol. 5 2, (1994).

Crossref

Google Scholar

Cited By

View all

Monteiro C(2023)Low-Power CMOS/FinFETs Circuit Using Adiabatic Switching PrincipleElectromagnetic Field in Advancing Science and Technology10.5772/intechopen.107151Online publication date: 29-Mar-2023
https://doi.org/10.5772/intechopen.107151
Gangadhar A(2022)Adiabatic Logic Technique with Lower Power for Logic Circuits2022 International Conference on Electronics and Renewable Systems (ICEARS)10.1109/ICEARS53579.2022.9751829(181-185)Online publication date: 16-Mar-2022
https://doi.org/10.1109/ICEARS53579.2022.9751829
Samanta SMahapatra RMal A(2022)Analysis of 2PADCL Energy Recovery Logic for Ultra Low Power VLSI Design for SOC and Embedded ApplicationsEngineering Mathematics and Computing10.1007/978-981-19-2300-5_18(275-284)Online publication date: 4-Oct-2022
https://doi.org/10.1007/978-981-19-2300-5_18
Show More Cited By

Index Terms

2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits
1. Applied computing
  1. Physical sciences and engineering
    1. Electronics
2. Hardware

Recommendations

Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2n, 2n+1-1, 2n-1)

The moduli set (2ⁿ, 2^{n +1}-1, 2ⁿ-1) which is free of (2ⁿ + 1)-type modulus is profitable to construct a high-performance residue number system (RNS). In this paper, we derive a reduced-complexity residue-to-binary conversion algorithm for the ...
Performance Analysis of 2N-N-2P Adiabatic Logic Circuits for Low Power Applications using FinFET

Novel area and energy efficient 2N-N-2P adiabatic logic with less leakage, switching noise and glitch free outputs is presented. FinFETs replace MOSFET for reduced short channel effects, lower leakage, less area and operating speeds. 2N-N-2P logic is ...
On the Design of Modulo 2n±1 Subtractors and Adders/Subtractors

Novel architectures for designing modulo 2n+1 subtractors and combined adders/subtractors are proposed in this manuscript. Both the normal and the diminished-one representations of the operands are considered. Unit gate estimates and CMOS VLSI ...

Comments

Information & Contributors

Information

Published In

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

April 1995

233 pages

ISBN:0897917448

DOI:10.1145/224081

Chairmen:
Massoud Pedram
USC, Los Angeles, CA
,
Robert Brodersen
UCB, Berkeley, CA
,
Kurt Keutzer
Synopsys, Mountain View, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

LPD95

Sponsor:

SIGDA
IEEE-CAS

LPD95: Low Power Design Symposium

April 23 - 26, 1995

California, Dana Point, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

136
Total Citations
View Citations
925
Total Downloads

Downloads (Last 12 months)131
Downloads (Last 6 weeks)18

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Monteiro C(2023)Low-Power CMOS/FinFETs Circuit Using Adiabatic Switching PrincipleElectromagnetic Field in Advancing Science and Technology10.5772/intechopen.107151Online publication date: 29-Mar-2023
https://doi.org/10.5772/intechopen.107151
Gangadhar A(2022)Adiabatic Logic Technique with Lower Power for Logic Circuits2022 International Conference on Electronics and Renewable Systems (ICEARS)10.1109/ICEARS53579.2022.9751829(181-185)Online publication date: 16-Mar-2022
https://doi.org/10.1109/ICEARS53579.2022.9751829
Samanta SMahapatra RMal A(2022)Analysis of 2PADCL Energy Recovery Logic for Ultra Low Power VLSI Design for SOC and Embedded ApplicationsEngineering Mathematics and Computing10.1007/978-981-19-2300-5_18(275-284)Online publication date: 4-Oct-2022
https://doi.org/10.1007/978-981-19-2300-5_18
Syamala YSrilakshmi K(2022)Adiabatic Multiplexer and Delay Flip-FlopAdvances in Electrical and Computer Technologies10.1007/978-981-19-1111-8_54(715-725)Online publication date: 26-Jun-2022
https://doi.org/10.1007/978-981-19-1111-8_54
Sharma MPalta PPandey DGoyal SPandey BNassa V(2022)Modeling and Analysis of Positive Feedback Adiabatic Logic CMOS-Based 2:1 Mux and Full Adder and Its Power Dissipation ConsiderationMobile Radio Communications and 5G Networks10.1007/978-981-16-7018-3_22(281-295)Online publication date: 3-Mar-2022
https://doi.org/10.1007/978-981-16-7018-3_22
Fadaeinia BMoradi A(2021)3-Phase Adiabatic Logic and its Sound SCA EvaluationIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2020.29767119:4(2175-2188)Online publication date: 1-Oct-2021
https://doi.org/10.1109/TETC.2020.2976711
Panahifar EHassanzadeh A(2021)DGFinSAL: A New Low Power Adiabatic FinFET-Based Logic Family for DPA-Resistant ApplicationsCircuits, Systems, and Signal Processing10.1007/s00034-021-01696-8Online publication date: 27-Mar-2021
https://doi.org/10.1007/s00034-021-01696-8
Durai JRajagopal SGanesan G(2020)Design and Analysis of Power-Efficient Quasi-Adiabatic Ternary Content Addressable Memory (QATCAM)IET Circuits, Devices & Systems10.1049/iet-cds.2019.0223Online publication date: 22-Jul-2020
https://doi.org/10.1049/iet-cds.2019.0223
Kumar ATripathi S(2020)SBOX under PVT variationAnalog Integrated Circuits and Signal Processing10.1007/s10470-020-01691-0Online publication date: 27-Jul-2020
https://doi.org/10.1007/s10470-020-01691-0
Samanta SMahapatra RMal A(2020)A New Adiabatic Multiplier for Low-Power Application-Specific Signal Processors and Estimation of Performance ParametersProceedings of the Fourth International Conference on Microelectronics, Computing and Communication Systems10.1007/978-981-15-5546-6_63(771-777)Online publication date: 20-Sep-2020
https://doi.org/10.1007/978-981-15-5546-6_63
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Efficient VLSI Design of Residue-to-Binary Converter for the Moduli Set (2n, 2n+1-1, 2n-1)

Performance Analysis of 2N-N-2P Adiabatic Logic Circuits for Low Power Applications using FinFET

On the Design of Modulo 2n±1 Subtractors and Adders/Subtractors