research-article

Innovative instructions and software model for isolated execution

Authors:

Uday R. SavagaonkarAuthors Info & Claims

HASP '13: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy

Article No.: 10, Page 1

https://doi.org/10.1145/2487726.2488368

Published: 23 June 2013 Publication History

Get Access

Abstract

For years the PC community has struggled to provide secure solutions on open platforms. Intel has developed innovative new technology to enable SW developers to develop and deploy secure applications on open platforms. The technology enables applications to execute with confidentiality and integrity in the native OS environment. It does this by providing ISA extensions for generating hardware enforceable containers at a granularity determined by the developer. These containers while opaque to the operating system are managed by the OS. This paper analyzes the threats and attacks to applications. It then describes the ISA extension for generating a HW based container. Finally it describes the programming model of this container.

Cited By

View all

Bruhns IBerndt SSander JEisenbarth T(2024)Slalom at the Carnival: Privacy-preserving Inference with Masks from Public KnowledgeIACR Communications in Cryptology10.62056/akp-49qgxqOnline publication date: 7-Oct-2024
https://doi.org/10.62056/akp-49qgxq
Moshawrab MAdda MBouzouane AIbrahim HRaad A(2024)Securing Federated Learning: Approaches, Mechanisms and OpportunitiesElectronics10.3390/electronics1318367513:18(3675)Online publication date: 16-Sep-2024
https://doi.org/10.3390/electronics13183675
LI RYAMANA H(2024)Privacy Preserving Function Evaluation Using Lookup Tables with Word-Wise FHEIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.2023EAP1114E107.A:8(1163-1177)Online publication date: 1-Aug-2024
https://doi.org/10.1587/transfun.2023EAP1114
Show More Cited By

Recommendations

Dynamic coalescing for 16-bit instructions

In the embedded domain, memory usage and energy consumption are critical constraints.Embedded processors such as the ARM and MIPS provide a 16-bit instruction set, (called Thumb in the case of the ARM family of processors), in addition to the 32-bit ...
Streamlining long latency instructions for seamlessly combined out-of-order and in-order execution

In the current day wide-issue processors, the size of the instruction scheduling window (also called Issue Queue (IQ)) is limited mainly by the hardware complexity to design the logic, and thus limits the number of instructions scanned every cycle to ...
Dynamically Scheduling VLIW Instructions

Very long instruction word (VLIW) machines potentially provide the most direct way to exploit instruction-level parallelism; however, they cannot be used to emulate current general-purpose instruction set architectures. In addition, programs scheduled ...

Comments

Information & Contributors

Information

Published In

HASP '13: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy

June 2013

77 pages

ISBN:9781450321181

DOI:10.1145/2487726

Conference Chairs:
Ruby Lee
Princeton University
,
Weidong Shi
University of Houston

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 June 2013

Check for updates

Qualifiers

Research-article

Conference

HASP '13

Sponsor:

SIGARCH

HASP '13: The Second Workshop on Hardware and Architectural Support for Security and Privacy

June 23 - 24, 2013

Tel-Aviv, Israel

Acceptance Rates

HASP '13 Paper Acceptance Rate 9 of 13 submissions, 69%;

Overall Acceptance Rate 9 of 13 submissions, 69%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

695
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 09 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bruhns IBerndt SSander JEisenbarth T(2024)Slalom at the Carnival: Privacy-preserving Inference with Masks from Public KnowledgeIACR Communications in Cryptology10.62056/akp-49qgxqOnline publication date: 7-Oct-2024
https://doi.org/10.62056/akp-49qgxq
Moshawrab MAdda MBouzouane AIbrahim HRaad A(2024)Securing Federated Learning: Approaches, Mechanisms and OpportunitiesElectronics10.3390/electronics1318367513:18(3675)Online publication date: 16-Sep-2024
https://doi.org/10.3390/electronics13183675
LI RYAMANA H(2024)Privacy Preserving Function Evaluation Using Lookup Tables with Word-Wise FHEIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.2023EAP1114E107.A:8(1163-1177)Online publication date: 1-Aug-2024
https://doi.org/10.1587/transfun.2023EAP1114
Cheng POzga WValdez EAhmed SGu ZJamjoom HFranke HBottomley J(2024)Intel TDX Demystified: A Top-Down ApproachACM Computing Surveys10.1145/365259756:9(1-33)Online publication date: 25-Apr-2024
https://doi.org/10.1145/3652597
Maeng KLucia BRodríguez GSadayappan PSukumaran-Rajam A(2024)Compiler-Based Memory Encryption for Machine Learning on Commodity Low-Power DevicesProceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction10.1145/3640537.3641564(198-211)Online publication date: 17-Feb-2024
https://dl.acm.org/doi/10.1145/3640537.3641564
Cheng PEykholt KGu ZJamjoom HJayaram KValdez EVerma A(2024)DeTA: Minimizing Data Leaks in Federated Learning via Decentralized and Trustworthy AggregationProceedings of the Nineteenth European Conference on Computer Systems10.1145/3627703.3650082(219-235)Online publication date: 22-Apr-2024
https://dl.acm.org/doi/10.1145/3627703.3650082
Zhou YWilkening MMickens JYu M(2024)SmartNIC Security Isolation in the Cloud with S-NICProceedings of the Nineteenth European Conference on Computer Systems10.1145/3627703.3650071(851-869)Online publication date: 22-Apr-2024
https://dl.acm.org/doi/10.1145/3627703.3650071
Proulx AChouinard JMiled AFortier P(2024)Analyzing the Vulnerabilities of External SDRAM on System-on-Chip Field Programmable Gate Array DevicesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2024.336037032:6(1124-1135)Online publication date: 22-Mar-2024
https://dl.acm.org/doi/10.1109/TVLSI.2024.3360370
Zhang XWang JCheng YLi QSun KZheng YZhang NLi X(2024)Interface-Based Side Channel in TEE-Assisted Networked ServicesIEEE/ACM Transactions on Networking10.1109/TNET.2023.329401932:1(613-626)Online publication date: Feb-2024
https://doi.org/10.1109/TNET.2023.3294019
Fu FWang XJiang JXue HCui B(2024)ProjPert: Projection-Based Perturbation for Label Protection in Split Learning Based Vertical Federated LearningIEEE Transactions on Knowledge and Data Engineering10.1109/TKDE.2024.334986336:7(3417-3428)Online publication date: Jul-2024
https://doi.org/10.1109/TKDE.2024.3349863
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Dynamic coalescing for 16-bit instructions

Streamlining long latency instructions for seamlessly combined out-of-order and in-order execution

Dynamically Scheduling VLIW Instructions