Green16: a frugal CPU architecture
Pages 81 - 84
Abstract
A novel computer architecture called Green16 is presented. Green16 is designed with frugal innovation principles, and offers a small but comprehensive instruction set. The design is pedagogically motivated and its instructions can be directly read by students, even if encoded in its hexadecimal form.
The orthogonal instruction set is an ideal target for real compilers, and a practical vehicle for in-class dialogue on a variety of topics. Green16 is intended to support learning across the computer science curriculum, including computer organisation & architecture, operating systems, and compilers.
References
[1]
IEEE standard for floating-point arithmetic. IEEE Std 754-2008, pages 1--58, 2008.
[2]
ACM/IEEE CS2008 Joint Task Force. Computer science curriculum 2008: An interim revision of cs 2001. Technical report, technical report, ACM Press, 2008.
[3]
M. D. Black and P. Komala. A full system x86 simulator for teaching computer organization. In Proceedings of the 42nd ACM technical symposium on Computer science education - SIGCSE '11, SIGCSE '11, page 365, New York, New York, USA, 2011. ACM Press.
[4]
A. Bloomfield and W. Wulf. IBCM: the itty bitty computing machine. In Proceedings of the 42nd ACM technical symposium on Computer science education, SIGCSE '11, pages 371--376, Dallas, TX, USA, 2011. ACM.
[5]
A. Clements. The undergraduate curriculum in computer architecture. IEEE Micro, 20(3):13--22, May 2000.
[6]
M. Corliss and R. Hendry. Larc: A little architecture for the classroom. Journal of Computing Sciences in Colleges, 24(6):15--20, 2009.
[7]
D. Ellard, D. Holland, N. Murphy, and M. Seltzer. On the design of a new CPU architecture for pedagogical purposes. In Proceedings of the 2002 workshop on Computer architecture education, WCAE '02, pages 27--33, Anchorage, Alaska, 2002. ACM.
[8]
B. Fagin and D. Skrien. IASSim: a programmable emulator for the Princeton IAS/Von Neumann machine. In Proceedings of the 42nd ACM technical symposium on Computer science education, SIGCSE '11, pages 359--364, Dallas, TX, USA, 2011. ACM.
[9]
R. Heeks. IT innovation for the bottom of the pyramid. Communications of the ACM, 55(12):24--27, Dec. 2012.
[10]
L. Null and J. Lobur. Mariesim: The marie computer simulator. Journal on Educational Resources in Computing, 3(2):1--29, June 2003.
[11]
B. C. Rao. How disruptive is frugal? Technology in Society, 35(1):65--73, Feb. 2013.
[12]
D. Schuurman. Step-by-step design and simulation of a simple CPU architecture. In Proceeding of the 44th ACM technical symposium on Computer science education, SIGCSE '13, pages 335--339, 2013.
[13]
G. Wolffe, W. Yurcik, H. Osborne, and M. Holliday. Teaching computer organization/architecture with limited resources using simulators. ACM SIGCSE Bulletin, pages 176--180, 2002.
Index Terms
- Green16: a frugal CPU architecture
Recommendations
PLX: An Instruction Set Architecture and Testbed for Multimedia Information Processing
PLX is a concise instruction set architecture (ISA) that combines the most useful features from previous generations of multimedia instruction sets with newer ISA features for high-performance, low-cost multimedia information processing. Unlike previous ...
Evaluation of scheduling techniques on a SPARC-based VLIW testbed
MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on MicroarchitectureThe performance of Very Long Instruction Word (VLIW) microprocessors depends on the close cooperation between the compiler and the architecture. This paper evaluates a set of important compilation techniques and related architectural features for VLIW ...
Clockhands: Rename-free Instruction Set Architecture for Out-of-order Processors
MICRO '23: Proceedings of the 56th Annual IEEE/ACM International Symposium on MicroarchitectureOut-of-order superscalar processors are currently the only architecture that speeds up irregular programs, but they suffer from poor power efficiency. To tackle this issue, we focused on how to specify register operands. Specifying operands by register ...
Comments
Information & Contributors
Information
Published In
October 2013
398 pages
ISBN:9781450321129
DOI:10.1145/2513456
- Conference Chairs:
- John McNeill,
- Karen Bradshaw,
- Editors:
- Philip Machanick,
- Mosiuoa Tsietsi
Copyright © 2013 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
- Amazon: Amazon.com
- Rhodes Univ.: Rhodes University
- IBM: IBM
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 07 October 2013
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
SAICSIT '13
Sponsor:
- Amazon
- Rhodes Univ.
- IBM
SAICSIT '13: 2013 South African Institute for Computer Scientists and Information Technologists
October 7 - 9, 2013
East London, South Africa
Acceptance Rates
SAICSIT '13 Paper Acceptance Rate 48 of 89 submissions, 54%;
Overall Acceptance Rate 187 of 439 submissions, 43%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 94Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 15 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in