Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2554688.2554770acmconferencesArticle/Chapter ViewAbstractPublication PagesfpgaConference Proceedingsconference-collections
research-article

A power side-channel-based digital to analog converterfor Xilinx FPGAs

Published: 26 February 2014 Publication History

Abstract

A novel Digital to Analog Converter (DAC) modulates the overall power consumption of an FPGA by disabling/enabling short circuits programmed into the interconnect. The power pin of the FPGA serves as the output of the DAC. The DAC achieves high linearity and can be used to implement applications in communications, security, etc. The shortcircuit-based DAC consumes 1/3 the area of an alternative shift-register-based DAC that is presented for the sake of comparison.

References

[1]
C. Beckhoff, D. Koch, and J. Torresen. Short-circuits on fpgas caused by partial runtime reconfiguration. In Field Programmable Logic and Applications (FPL), 2010 International Conference on, pages 596--601, 2010.
[2]
I. Grout. Digital Systems Design with FPGAs and CPLDs, chapter 8, pages 537--565. Newnes, Burlington, MA, first edition, 2008.
[3]
T. Güneysu and A. Moradi. Generic side-channel countermeasures for reconfigurable devices. In CHES, volume 6917 of Lecture Notes in Computer Science, pages 33--48. Springer, 2011.
[4]
T. Katashita, A. Satoh, T. Sugawara, N. Homma, and T. Aoki. Development of side-channel attack standard evaluation environment. In Circuit Theory and Design, 2009. ECCTD 2009. European Conference on, pages 403--408, 2009.
[5]
A. Moradi, M. Kasper, and C. Paar. Black-box side-channel attacks highlight the importance of countermeasures: an analysis of the xilinx virtex-4 and virtex-5 bitstream encryption mechanism. In Proceedings of the 12th conference on Topics in Cryptology, CT-RSA'12, pages 1--18, Berlin, Heidelberg, 2012. Springer-Verlag.
[6]
A. Moradi, D. Oswald, C. Paar, and P. Swierczynski. Side-channel attacks on the bitstream encryption mechanism of altera stratix ii: facilitating black-box analysis using software reverse-engineering. In Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '13, pages 91--100, New York, NY, USA, 2013. ACM.
[7]
D. M. H. Neil H. E. Weste. CMOS VLSI Design, chapter 5, pages 185--194. Addison-Wesley, Boston, MA, fourth edition, 2010.
[8]
E. Oswald, S. Mangard, C. Herbst, and S. Tillich. Practical second-order dpa attacks for masked smart card implementations of block ciphers. In Proceedings of the 2006 The Cryptographers' Track at the RSA Conference on Topics in Cryptology, CT-RSA'06, pages 192--207, Berlin, Heidelberg, 2006. Springer-Verlag.
[9]
T. Sugawara, N. Homma, T. Aoki, and A. Satoh. Differential power analysis of aes asic implementations with various s-box circuits. In Circuit Theory and Design, 2009. ECCTD 2009. European Conference on, pages 395--398, 2009.
[10]
Xinlinx Inc. Virtex-4 Libraries Guide for Schematic Designs, UG620, 14.1 edition, April 2012.
[11]
S. P. Young. Integrated circuit with programmable routing structure including straight and diagonal interconnect lines. US Patent, 2007. Patent 7,279,929.
[12]
D. Ziener, F. Baueregger, and J. Teich. Using the power side channel of fpgas for communication. In Field-Programmable Custom Computing Machines (FCCM), 2010 18th IEEE Annual International Symposium on, pages 237--244, 2010.
[13]
D. Ziener and J. Teich. Fpga core watermarking based on power signature analysis. In Field Programmable Technology, 2006. FPT 2006. IEEE International Conference on, pages 205--212, 2006.

Cited By

View all
  • (2021)Approaches for FPGA Design AssuranceACM Transactions on Reconfigurable Technology and Systems10.1145/349123315:3(1-29)Online publication date: 27-Dec-2021
  • (2020)Using Novel Configuration Techniques for Accelerated FPGA Aging2020 30th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL50879.2020.00037(169-175)Online publication date: Aug-2020
  • (2019)Third Party CAD Tools for FPGA Design—A Survey of the Current LandscapeIntelligent Information and Database Systems10.1007/978-3-030-17227-5_25(353-367)Online publication date: 29-Mar-2019
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
FPGA '14: Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
February 2014
272 pages
ISBN:9781450326711
DOI:10.1145/2554688
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 February 2014

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. dac
  2. fpga
  3. power
  4. side channel

Qualifiers

  • Research-article

Conference

FPGA'14
Sponsor:

Acceptance Rates

FPGA '14 Paper Acceptance Rate 30 of 110 submissions, 27%;
Overall Acceptance Rate 125 of 627 submissions, 20%

Upcoming Conference

FPGA '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)3
  • Downloads (Last 6 weeks)0
Reflects downloads up to 04 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2021)Approaches for FPGA Design AssuranceACM Transactions on Reconfigurable Technology and Systems10.1145/349123315:3(1-29)Online publication date: 27-Dec-2021
  • (2020)Using Novel Configuration Techniques for Accelerated FPGA Aging2020 30th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL50879.2020.00037(169-175)Online publication date: Aug-2020
  • (2019)Third Party CAD Tools for FPGA Design—A Survey of the Current LandscapeIntelligent Information and Database Systems10.1007/978-3-030-17227-5_25(353-367)Online publication date: 29-Mar-2019
  • (2015)RapidSmith 2Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays10.1145/2684746.2689085(66-69)Online publication date: 22-Feb-2015

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media