Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor

Published: 02 June 2014 Publication History

Abstract

Chip multiprocessor (CMP) is becoming an attractive platform for applications seeking both high performance and high energy efficiency. In large-scale CMPs, the communication efficiency among cores is crucial for the overall system performance and energy consumption. In this article, we propose a ring-based optical network-on-chip, called SUOR, to fulfill the communication requirement of CMPs. SUOR effectively explores the distinctive properties of optical signals and photonic devices, and dynamically partitions each data channel into multiple sections. Each section can be utilized independently to boost performance as well as reduce energy consumption. We develop a set of distributed control protocols and algorithms for SUOR, but physically allocate the corresponding cluster agents close to each other to benefit from the strengths of optical interconnects at long distances as well as electrical interconnects at short distances. Simulation results show that SUOR outperforms the alternative optical networks under a wide range of traffic patterns. For example, compared with MWSR design, SUOR achieves 2.58× throughput as well as saves 64% energy consumption on average in a 256-core CMP. Compared with MWMR design, SUOR achieves 1.52× throughput and reduces 73% energy consumption on average.

References

[1]
Shirish Bahirat and Sudeep Pasricha. 2009. Exploring hybrid photonic networks-on-chip for emerging chip multiprocessors. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis. ACM, New York, 129--136.
[2]
S. Bartolini and P. Grani. 2012. A simple on-chip optical interconnection for improving performance of coherency traffic in CMPs. In Proceedings of the 15th Euromicro Conference on Digital System Design (DSD). 312--318.
[3]
Christopher Batten, Ajay Joshi, Jason Orcutt, Anatoly Khilo, Benjamin Moss, Charles Holzwarth, Milos Popovic, Hanqing Li, Henry Smith, Judy Hoyt, Franz Kartner, Rajeev Ram, Vladimir Stojanovic, and Krste Asanovic. 2008. Building many core processor-to-DRAM networks with monolithic silicon photonics. In Proceedings of the 16th IEEE Symposium on High Performance Interconnects. 21--30.
[4]
M. Bruensteiner and G. C. Papen. 1999. Extraction of VCSEL rate-equation parameters for low-bias system simulation. IEEE J. Sel. Top. Quantum Electron. 5, 3, 487--494.
[5]
Mark Cianchetti, Nicolás Sherwood-Droz, and Christopher Batten. 2010. Implementing system-in-package with nanophotonic interconnect. In Proceedings of the Workshop on the Interaction between Nanophotonic Devices and Systems.
[6]
Mark J. Cianchetti, Joseph C. Kerekes, and David H. Albonesi. 2009. Phastlane: a rapid transit optical routing network. In Proceedings of the 36th Annual International Symposium on Computer Architecture. ACM, New York, 441--450.
[7]
William Dally and Brian Towles. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann.
[8]
W. J. Dally and B. Towles. 2001. Route packets, not wires: on-chip interconnection networks. In Proceedings of the Design Automation Conference. 684--689.
[9]
I. Datta, D. Datta, and P. P. Pande. 2012. BER-based power budget evaluation for optical interconnect topologies in NoCs. In Proceedings of the IEEE International Symposium on Circuits and Systems,. 2429--2432.
[10]
Duo Ding, Bei Yu, and D. Z. Pan. 2012. GLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing. In Proceedings of the 17th Asia and South Pacific Design Automation Conference. 621--626.
[11]
Po Dong, Wei Qian, Shirong Liao, Hong Liang, Cheng-Chih Kung, Ning-Ning Feng, R. Shafiiha, J. Fong, Dazeng Feng, Ashok V. Krishnamoorthy, and M. Asghari. 2010. Low loss silicon waveguides for application of optical interconnects. In Proceedings of the IEEE Photonics Society Summer Topical Meeting Series. 191--192.
[12]
Eric Dulkeith, Fengnian Xia, Laurent Schares, William M. J. Green, and Yurii A. Vlasov. 2006. Group index and group velocity dispersion in silicon-on-insulator photonic wires. Opt. Express 14, 9, 3853--3863.
[13]
Minming Geng, Lianxi Jia, Lei Zhang, Lin Yang, Ping Chen, Tong Wang, and Yuliang Liu. 2009. Four-channel reconfigurable optical add-drop multiplexer based on photonic wire waveguide. Opt. Express 17, 7, 5502--5516.
[14]
Cary Gunn. 2006. CMOS Photonics for high-speed interconnects. IEEE Micro 26, 2, 58--66.
[15]
Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27, 5), 51--61.
[16]
Chen Ji, Jingyi Wang, David Söderström, and Laura Giovane. 2009. High data rate 850 nm oxide VCSEL for 20 Gb/s application and beyond. In Proceedings of the Asia Communications and Photonics Conference and Exhibition. Optical Society of America.
[17]
A. Joshi, C. Batten, Yong-Jin Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic. 2009. Siliconphotonic clos networks for global on-chip communication. In Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip. 124--133.
[18]
Yu-Hsiang Kao and H. J. Chao. 2011. BLOCON: A Bufferless Photonic Clos network-on-chip architecture. In Proceedings of the 5th IEEE/ACM International Symposium on Networks on Chip. 81--88.
[19]
Nevin Kirman, Meyrem Kirman, Rajeev K. Dokania, Jose F. Martinez, Alyssa B. Apsel, Matthew A. Watkins, and David H. Albonesi. 2006. Leveraging Optical Technology in Future Bus-based Chip Multiprocessors. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE, 492--503.
[20]
J. Kleinberg and E. Tardos. 2005. Algorithm Design. Addison-Wesley.
[21]
Pranay Koka, Michael O. McCracken, Herb Schwetman, Xuezhe Zheng, Ron Ho, and Ashok V. Krishnamoorthy. 2010. Silicon-photonic network architectures for scalable, power-efficient multi-chip systems. In Proceedings of the 37th Annual International Symposium on Computer Architecture. ACM, New York, 117--128.
[22]
S. Koohi, M. Abdollahi, and S. Hessabi. 2011. All-optical wavelength-routed NoC based on a novel hierarchical topology. In Proceedings of the 5th IEEE/ACM International Symposium on Networks on Chip. 97--104.
[23]
Ashok V. Krishnamoorthy, K. W. Goossen, W. Jan, Xuezhe Zheng, R. Ho, Guoliang Li, R. Rozier, F. Liu, D. Patil, J. Lexau, H. Schwetman, Dazeng Feng, M. Asghari, T. Pinguet, and J. E. Cunningham. 2011. Progress in low-power switched optical interconnects. IEEE J. Sel. Top. Quantum Electron. 17, 2, 357--376.
[24]
Ashok V. Krishnamoorthy, Ron Ho, Xuezhe Zheng, H. Schwetman, Jon Lexau, P. Koka, Guo Liang Li, I. Shubin, and J. E. Cunningham. 2009. Computer Systems based on silicon photonic interconnects. Proc. IEEE 97, 7, 1337--1361.
[25]
C. Kromer, G. Sialm, C. Berger, T. Morf, M. L. Schmatz, F. Ellinger, D. Erni, G.-L. Bona, and H. Jackel. 2005. A 100-mW 4X10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects. IEEE J. Solid-State Circuits 40, 12, 2667--2679.
[26]
S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin. 2011. Optical ring network-on- chip (ORNoC): Architecture and design methodology. In Design, Automation Test in Europe Conference Exhibition. 1--6.
[27]
Zheng Li, Dan Fay, Alan Mickelson, Li Shang, Manish Vachharajani, Dejan Filipovic, Wounjhang Park, and Yihe Sun. 2009. Spectrum: a hybrid nanophotonic-electric on-chip network. In Proceedings of the 46th Annual Design Automation Conference (DAC'09). ACM, New York, 575--580.
[28]
Weichen Liu, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang, M. Nikdast, and Zhehui Wang. 2011. A NoC traffic suite based on real applications. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. 66--71.
[29]
G. Masini, G. Capellini, J. Witzens, and C. Gunn. 2007. A 1550nm, 10 Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector. In Proceedings of the 4th IEEE International Conference on Group IV Photonics. 1--3.
[30]
R. Morris, E. Jolley, and A. Karanth Kodi. 2013. Extending the performance and energy-efficiency of shared memory multicores with nanophotonic technology. IEEE Trans. Parallel Distrib. Syst. 99, 1.
[31]
R. Morris Jr., A. Kodi, A. Louri, and R. Whaley. 2012. 3D stacked nanophotonic network-on-chip architecture with minimal reconfiguration. IEEE Trans Computers 99, 1.
[32]
C. Nitta, M. Farrens, and V. Akella. 2011. Addressing system-level trimming issues in on-chip nanophotonic networks. In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture. 122--131.
[33]
Ian O'Connor. 2004. Optical solutions for system-level interconnect. In Proceedings of the International Workshop on System Level Interconnect Prediction. ACM, New York, 79--88.
[34]
Jin Ouyang, Chuan Yang, Dimin Niu, Yuan Xie, and Zhiwen Liu. 2011. F2BFLY: an on-chip free-space optical network with wavelength-switching. In Proceedings of the International Conference on Supercomputing (ICS'11). ACM, New York, 348--358.
[35]
J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and Li-Shiuan Peh. 2007. Research challenges for on-chip interconnection networks. IEEE Micro 27, 5, 96--108.
[36]
Yan Pan, Yigit Demir, Nikos Hardavellas, John Kim, and Gokhan Memik. 2010a. Exploring benefits and designs of optically-connected disintegrated processor architecture. In Proceedings of the Workshop on the Interaction between Nanophotonic Devices and Systems.
[37]
Yan Pan, J. Kim, and G. Memik. 2010b. FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture. 1--12.
[38]
Yan Pan, Prabhat Kumar, John Kim, Gokhan Memik, Yu Zhang, and Alok Choudhary. 2009. Firefly: illuminating future network-on-chip with nanophotonics. In Proceedings of the International Symposium on Computer Architecture. 429--440.
[39]
S. Pasricha and N. Dutt. 2008. ORB: An on-chip optical ring bus communication architecture for multiprocessor systems-on-chip. In Proceedings of the Asia and South Pacific Design Automation Conference. 789--794.
[40]
S. Poddar, P. Ghosal, P. Mukherjee, S. Samui, and H. Rahaman. 2012. Design of an NoC with on-chip photonic interconnects using adaptive CDMA links. In Proceedings of the IEEE International System On Chip Conference. 352--357.
[41]
J. Psota, J. Miller, G. Kurian, H. Hoffman, N. Beckmann, J. Eastep, and A. Agarwal. 2010. ATAC: Improving performance and programmability with on-chip optical networks. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3325--3328. 5537892
[42]
S. Pradhan, Q. Xu, B. Schmidt, and M. Lipson. 2005. Micrometre-scale silicon electro-optic modulator. Nature.
[43]
Zhiliang Qian, Ying Fei Teh, and Chi-Ying Tsui. 2012. A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 1295--1300.
[44]
Luca Ramini, Paolo Grani, Sandro Bartolini, and Davide Bertozzi. 2013. Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 1589--1594.
[45]
Assaf Shacham, Keren Bergman, and Luca P. Carloni. 2008. Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors. IEEE Trans. Comput. 57, 9, 1246--1260.
[46]
Hercules Simos, Charis Mesaritakis, Dimitris Alexandropoulos, and Dimitris Syvridis. 2009. Dynamic analysis of crosstalk performance in microring-based add/drop filters. J. Lightwave Technol. 27, 12, 2027--2034.
[47]
A. Syrbu, A. Mereuta, V. Iakovlev, A. Caliman, P. Royo, and E. Kapon. 2008. 10 Gbps VCSELs with high single mode output in 1310nm and 1550 nm wavelength bands. In Proceedings of the Optical Fiber communication/National Fiber Optic Engineers Conference. 1--3. 2008.4528529
[48]
D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn. 2008. Corona: System implications of emerging nanophotonic technology. In Proceedings of the 35th International Symposium on Computer Architecture. 153--164.
[49]
Fengnian Xia, Lidija Sekaric, and Yurii Vlasov. 2007. Ultracompact optical buffers on a silicon chip. Nat Photonics 1, 1, 65--71.
[50]
Yi Xu, Yu Du, Youtao Zhang, and Jun Yang. 2011. A composite and scalable cache coherence protocol for large scale CMPs. In Proceedings of the International Conference on Supercomputing (ICS'11). ACM, New York, 285--294.
[51]
Yi Xu, Jun Yang, and Rami Melhem. 2012. Channel borrowing: An energy-efficient nanophotonic crossbar architecture with light-weight arbitration. In Proceedings of the 26th ACM International Conference on Supercomputing (ICS'12). ACM, New York, 133--142.
[52]
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwai Hung, and Yuan Xie. 2009. 3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC). In Proceedings of the IEEE International Conference on 3D System Integration. 1--6.
[53]
Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Weichen Liu, and Mahdi Nikdast. 2012. A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip. J. Emerg. Technol. Comput. Syst. 8, 1, 5:1--5:26.
[54]
Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, M. Nikdast, Zhehui Wang, and Weichen Liu. 2011. Modeling and analysis of thermal effects in optical networks-on-chip. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. 254--259.
[55]
Yan Zheng, P. Lisherness, Ming Gao, J. Bovington, Kwang-Ting Cheng, Hong Wang, and Shiyuan Yang. 2012. Power-efficient calibration and reconfiguration for optical network-on-chip. IEEE/OSA J. Opt. Commun. Networking 4, 12, 955--966.

Cited By

View all
  • (2023)Co-packaged optics (CPO): status, challenges, and solutionsFrontiers of Optoelectronics10.1007/s12200-022-00055-y16:1Online publication date: 20-Mar-2023
  • (2023)Photonic NoCs for Energy-Efficient Data-Centric ComputingEmbedded Machine Learning for Cyber-Physical, IoT, and Edge Computing10.1007/978-3-031-19568-6_2(25-61)Online publication date: 1-Oct-2023
  • (2022)Non-volatile phase change material based nanophotonic interconnectProceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe10.5555/3539845.3540087(1053-1058)Online publication date: 14-Mar-2022
  • Show More Cited By

Index Terms

  1. SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Journal on Emerging Technologies in Computing Systems
    ACM Journal on Emerging Technologies in Computing Systems  Volume 10, Issue 4
    May 2014
    158 pages
    ISSN:1550-4832
    EISSN:1550-4840
    DOI:10.1145/2628070
    Issue’s Table of Contents
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Journal Family

    Publication History

    Published: 02 June 2014
    Accepted: 01 September 2013
    Revised: 01 April 2013
    Received: 01 December 2012
    Published in JETC Volume 10, Issue 4

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Optical network-on-chip
    2. chip multiprocessor(CMP)
    3. silicon photonics

    Qualifiers

    • Research-article
    • Research
    • Refereed

    Funding Sources

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)11
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 16 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)Co-packaged optics (CPO): status, challenges, and solutionsFrontiers of Optoelectronics10.1007/s12200-022-00055-y16:1Online publication date: 20-Mar-2023
    • (2023)Photonic NoCs for Energy-Efficient Data-Centric ComputingEmbedded Machine Learning for Cyber-Physical, IoT, and Edge Computing10.1007/978-3-031-19568-6_2(25-61)Online publication date: 1-Oct-2023
    • (2022)Non-volatile phase change material based nanophotonic interconnectProceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe10.5555/3539845.3540087(1053-1058)Online publication date: 14-Mar-2022
    • (2022)Non-Volatile Phase Change Material based Nanophotonic Interconnect2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE54114.2022.9774648(1053-1058)Online publication date: 14-Mar-2022
    • (2022)Power-aware pruning for ultrafast, energy-efficient, and accurate optical neural network designProceedings of the 59th ACM/IEEE Design Automation Conference10.1145/3489517.3530405(1285-1290)Online publication date: 10-Jul-2022
    • (2021)Neural Network Calculations at the Speed of Light Using Optical Vector-Matrix Multiplication and Optoelectronic ActivationIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.2020KEP0016E104.A:11(1477-1487)Online publication date: 1-Nov-2021
    • (2021) ARXON : A Framework for Approximate Communication Over Photonic Networks-on-Chip IEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.306699029:6(1206-1219)Online publication date: Jun-2021
    • (2021)Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.301840940:7(1409-1422)Online publication date: Jul-2021
    • (2021)Comparative Analysis of Simulators for Optical Network-on-Chip (ONoC)2021 12th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP)10.1109/PAAP54281.2021.9720307(19-23)Online publication date: 10-Dec-2021
    • (2020)Reliability and Security Challenges in Electrical/Optical On-Chip Interconnects for IoT ApplicationsIoT Architectures, Models, and Platforms for Smart City Applications10.4018/978-1-7998-1253-1.ch011(218-246)Online publication date: 2020
    • Show More Cited By

    View Options

    Login options

    Full Access

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media