research-article

Load-aware scheduling for heterogeneous multi-core systems

Authors:

Mohannad Nabelsee,

Helge Parzyjegla,

Gero MühlAuthors Info & Claims

SAC '16: Proceedings of the 31st Annual ACM Symposium on Applied Computing

Pages 1844 - 1851

https://doi.org/10.1145/2851613.2851738

Published: 04 April 2016 Publication History

Abstract

Heterogeneous multi-core systems are becoming more and more common today. To be used to their full potential, the operating system has to be adapted to the new system environment. This is especially true for the scheduler as it is crucial to the overall system performance. In this paper, we present a scheduling approach for heterogeneous systems with two different kinds of cores. One that is very power efficient, but shows only a limited computing power, and the other one that has a very high performance and is very power consuming at the same time. We consider such heterogeneity for a centralized scheduler architecture.

In our approach, we introduce a new load metric in order to classify tasks whether or not they are suited to be executed on a high-performance core. Based on this metric, we present a task state model for scheduling tasks according to their performance classification. We implemented the scheduling approach by extending the Brain Fuck Scheduler (BFS) and evaluated it on an eight core heterogeneous architecture with four low performance and four high-performance cores. The evaluation covers system responsiveness and high load behaviour compared to the vanilla BFS and the decentralized Completely Fair Scheduler (CFS). Even though our approach takes the heterogeneity into account, the results show that it scales better than the vanilla BFS while nearly maintaining its superior responsiveness.

References

[1]

A80 Processor. http://www.allwinnertech.com/en/clq/processora/A80.html. Last visited: 20.09.2015.

[2]

The hackbench scheduler benchmark and stress test. http://people.redhat.com/mingo/cfs-scheduler/tools/hackbench.c. Last visited: 20.09.2015.

[3]

libav, open source audio and video processing tools. https://libav.org/. Last visited: 20.09.2015.

[4]

Merri evaluation board -- A80 OptimusBoard. http://www.merrii.com/en/pla d.asp?id=173. Last visited: 20.09.2015.

[5]

Mplayer, a movie player. http://www.mplayerhq.hu. Last visited: 20.09.2015.

[6]

rt test utils. http://git.kernel.org/pub/scm/linux/kernel/git/clrkwllms/rt-tests.git/. Last visited: 07.12.2015.

[7]

Michela Becchi and Patrick Crowley. Dynamic thread assignment on heterogeneous multiprocessor architectures. In Proceedings of the 3rd Conference on Computing Frontiers (CF '06), pages 29--40, New York, NY, USA, 2006. ACM.

Digital Library

[8]

Fred A. Bower, Daniel J. Sorin, and Landon P. Cox. The impact of dynamically heterogeneous multicore processors on thread scheduling. IEEE Micro, 28(3):17--25, May 2008.

Digital Library

[9]

Peter Greenhalgh. big.LITTLE processing with ARM Cortex-A15 & Cortex-A7. White paper, ARM Limited, September 2011.

[10]

José A. Joao, M. Aater Suleman, Onur Mutlu, and Yale N. Patt. Utility-based acceleration of multithreaded applications on asymmetric cmps. SIGARCH Computer Architecture News, 41(3):154--165, June 2013.

Digital Library

[11]

Con Kolivas. BFS cpu scheduler v0.304 stable release. http://lwn.net/Articles/357451/. Last visited: 7.12.2015.

[12]

David Koufaty, Dheeraj Reddy, and Scott Hahn. Bias scheduling in heterogeneous multi-core architectures. In Proceedings of the 5th European Conference on Computer Systems (EuroSys '10), pages 125--138, New York, NY, USA, 2010. ACM.

Digital Library

[13]

Linaro. ARM big.LITTLE MP Kernel tree. https://git.linaro.org/arm/big.LITTLE/mp.git. Last visited: 07.12.2015.

[14]

Martin Lowinski. Analysis and enhancements of scheduling-strategies for multicore systems. Master's thesis, Fakultät für Informatik, Technische Universität München, Germany, March 2013.

[15]

Larry McVoy and Carl Staelin. lmbench: Portable tools for performance analysis. In Proceedings of the 1996 Annual Conference on USENIX Annual Technical Conference (ATEC '96), pages 23--23, Berkeley, CA, USA, 1996. USENIX Association.

Digital Library

[16]

NVIDIA. Nvidia tegra multi-processor architecture. White paper, NVIDIA Corporation, February 2010.

[17]

Juan Carlos Saez, Adrian Pousa, Fernando Castro, Daniel Chaver, and Manuel Prieto-Matias. ACFS: A Completely Fair Scheduler for Asymmetric Single-isa Multicore Systems. In Proceedings of the 30th Annual ACM Symposium on Applied Computing (SAC '15), pages 2027--2032, New York, NY, USA, 2015. ACM.

Digital Library

[18]

Daniel Shelepov, Juan Carlos Saez Alcaide, Stacey Jeffery, Alexandra Fedorova, Nestor Perez, Zhi Feng Huang, Sergey Blagodurov, and Viren Kumar. HASS: A Scheduler for Heterogeneous Multicore Systems. SIGOPS Operating Systems Review, 43(2):66--75, April 2009.

Digital Library

[19]

Timothy Sherwood and Brad Calder. Time varying behavior of programs. Technical report, Department of Computer Science and Engineering, University of California, San Diego, CA, USA, 1999.

[20]

David W. Wall. Limits of instruction-level parallelism. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV), pages 176--188, New York, NY, USA, 1991. ACM.

Digital Library

Cited By

Garcia-Garcia ASaez JPrieto-Matias M(2018)Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore SystemsIEEE Transactions on Computers10.1109/TC.2018.283641867:12(1703-1719)Online publication date: 1-Dec-2018
https://dl.acm.org/doi/10.1109/TC.2018.2836418
Chang HHuang ZChang C(2018)Latency-aware task scheduling on big.LITTLE heterogeneous computing architecture2018 IEEE International Conference on Applied System Invention (ICASI)10.1109/ICASI.2018.8394254(13-14)Online publication date: Apr-2018
https://doi.org/10.1109/ICASI.2018.8394254
Li TRen YYu DJin S(2017)Analysis of NUMA effects in modern multicore systems for the design of high-performance data transfer applicationsFuture Generation Computer Systems10.1016/j.future.2017.04.00174:C(41-50)Online publication date: 1-Sep-2017
https://dl.acm.org/doi/10.1016/j.future.2017.04.001

Index Terms

Load-aware scheduling for heterogeneous multi-core systems

Recommendations

Energy-efficient scheduling on heterogeneous multi-core architectures
ISLPED '12: Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design

The use of heterogeneous multi-core architectures has increased because of their potential energy efficiency compared to the homogeneous multi-core architectures. The shift from homogeneous multi-core to heterogeneous multi-core architectures creates ...
Asymmetry-Aware Scheduling in Heterogeneous Multi-core Architectures
NPC 2013: Proceedings of the 10th IFIP International Conference on Network and Parallel Computing - Volume 8147

As threads of execution in a multi-programmed computing environment have different characteristics and hardware resource requirements, heterogeneous multi-core processors can achieve higher performance as well as power efficiency than homogeneous multi-...
Accelerated bulk memory operations on heterogeneous multi-core systems

A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the past few years, the general-purpose computing on GPU (GPGPU). Recently, revolutionary measures have been taken along this ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SAC '16: Proceedings of the 31st Annual ACM Symposium on Applied Computing

April 2016

2360 pages

ISBN:9781450337397

DOI:10.1145/2851613

Conference Chair:
Sascha Ossowski
University Rey Juan Carlos, Spain

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

SIGAPP: ACM Special Interest Group on Applied Computing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 April 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SAC 2016

Sponsor:

SIGAPP

SAC 2016: Symposium on Applied Computing

April 4 - 8, 2016

Pisa, Italy

Acceptance Rates

SAC '16 Paper Acceptance Rate 252 of 1,047 submissions, 24%;

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Upcoming Conference

SAC '25

Sponsor:
sigapp

The 40th ACM/SIGAPP Symposium on Applied Computing

March 31 - April 4, 2025

Catania , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
198
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Garcia-Garcia ASaez JPrieto-Matias M(2018)Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore SystemsIEEE Transactions on Computers10.1109/TC.2018.283641867:12(1703-1719)Online publication date: 1-Dec-2018
https://dl.acm.org/doi/10.1109/TC.2018.2836418
Chang HHuang ZChang C(2018)Latency-aware task scheduling on big.LITTLE heterogeneous computing architecture2018 IEEE International Conference on Applied System Invention (ICASI)10.1109/ICASI.2018.8394254(13-14)Online publication date: Apr-2018
https://doi.org/10.1109/ICASI.2018.8394254
Li TRen YYu DJin S(2017)Analysis of NUMA effects in modern multicore systems for the design of high-performance data transfer applicationsFuture Generation Computer Systems10.1016/j.future.2017.04.00174:C(41-50)Online publication date: 1-Sep-2017
https://dl.acm.org/doi/10.1016/j.future.2017.04.001

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents