research-article

Tracking Data Flow at Gate-Level through Structural Checking

Authors:

Mark Tehranipoor,

Lei WangAuthors Info & Claims

GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSI

Pages 185 - 189

https://doi.org/10.1145/2902961.2903040

Published: 18 May 2016 Publication History

Abstract

The rapid growth of Internet-of-things and other electronic devices make a huge impact on how and where data travel. The confidential data (e.g., personal data, financial information) that travel through unreliable channels can be exposed to attackers. In hardware, the confidential data such as secret cipher keys are facing the same issue. This problem is even more serious when the IP is from a 3rd party and contains scan-chains. Thus, data flow tracking is important to analyze possible leakage channels in fighting against such hardware security threats. This paper introduces a method for tracking data flow and detecting potential hardware Trojans in gate-level soft IPs using assets and Structural Checking tool.

References

[1]

M. Tehranipoor and F. Koushanfar. A Survey of Hardware Trojan Taxonomy and Detection. In Design & Test. IEEE, vol. PP, pp. 1--1, 2013

Digital Library

[2]

J. Yust, M. Hinds and J. Di. Structural Checking: Detecting Malicious Logic without a Golden Reference. In Journal of Computational Intelligence and Electronic Systems, vol. 1, no. 2, p. 169177, 2012.

[3]

M. Hinds, J. Brady and J. Di. Signal Assets - a Useful Concept for Abstracting Circuit Functionality. In 2013 Government Microcircuit Applications & Critical Technology Conference (GOMACTech), 2013.

[4]

Salmani, H. and Tehranipoor, M. Analyzing circuit vulnerability to hardware Trojan insertion at the behavioral level. In Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2013 IEEE International Symposium on. ()., 2013, 190--195.

[5]

A. N. Nowroz, K. Hu, F. Koushanfar and S. Reda. Novel Techniques for High-Sensitivity Hardware Trojan Detection Using Thermal and Power Maps. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 33, 12 (2014), 1792--1805. DOI=10.1109/TCAD.2014.2354293.

[6]

D. Forte, Chongxi Bao and A. Srivastava. Temperature tracking: An innovative run-time approach for hardware Trojan detection. In Computer-Aided Design (ICCAD), 2013 IEEE/ACM International Conference on., 2013, 532--539.

Digital Library

[7]

H. Salmani and M. Tehranipoor. Layout-Aware Switching Activity Localization to Enhance Hardware Trojan Detection. IEEE Transactions on Information Forensics and Security, 7, 1 (2012), 76--87. DOI=10.1109/TIFS.2011.2164908.

Digital Library

[8]

Saqib, F., Ismari, D., Lamech, C. and Plusquellic, J. Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL. In Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 23, 4 (2015), 776--780. DOI=10.1109/TVLSI.2014.2318307.

[9]

Xun Li, Mohit Tiwari, Ben Hardekopf, Timothy Sherwood, and Frederic T. Chong. 2010. Secure information flow analysis for hardware design: using the right abstraction for the job. In Proceedings of the 5th ACM SIGPLAN Workshop on Programming Languages and Analysis for Security (PLAS '10). ACM, New York, NY, USA, Article 8, 7 pages. DOI=http://dx.doi.org/10.1145/1814217.1814225.

Digital Library

[10]

Wei Hu, Dejun Mu, Jason Oberg, Baolei Mao, Mohit Tiwari, Timothy Sherwood, and Ryan Kastner. 2014. Gate-Level Information Flow Tracking for Security Lattices. ACM Trans. Des. Autom. Electron. Syst. 20, 1, Article 2 (November 2014), 25 pages. DOI=http://dx.doi.org/10.1145/2676548

Digital Library

[11]

Haibo Chen, Xi Wu, Liwei Yuan, Binyu Zang, Pen-chung Yew, and Frederic T. Chong. 2008. From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware. SIGARCH Comput. Archit. News 36, 3 (June 2008), 401--412. DOI=http://dx.doi.org/10.1145/1394608.1382156

Digital Library

[12]

Olatunji Ruwase, Phillip B. Gibbons, Todd C. Mowry, Vijaya Ramachandran, Shimin Chen, Michael Kozuch, and Michael Ryan. 2008. Parallelizing dynamic information flow tracking. In Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures (SPAA '08). ACM, New York, NY, USA, 35--45. DOI=http://dx.doi.org/10.1145/1378533.1378538

Digital Library

[13]

http://opencores.org

[14]

M. A. Rahman and H. Mohsenian-Rad. False data injection attacks with incomplete information against smart power grids. In Global Communications Conference (GLOBECOM), 2012 IEEE, Anaheim, CA, 2012, pp. 3153--3158. DOI=10.1109/GLOCOM.2012.6503599

[15]

A. Giani, E. Bitar, M. Garcia, M. McQueen, P. Khargonekar and K. Poolla. Smart Grid Data Integrity Attacks. In IEEE Transactions on Smart Grid, vol. 4, no. 3, pp. 1244--1253, Sept. 2013. DOI=10.1109/TSG.2013.2245155

Cited By

Nicholas GAklekar DThakar BSaqib F(2023)Secure Instruction and Data-Level Information Flow Tracking Model for RISC-VCryptography10.3390/cryptography70400587:4(58)Online publication date: 16-Nov-2023
https://doi.org/10.3390/cryptography7040058
Hu WArdeshiricham AKastner R(2021)Hardware Information Flow TrackingACM Computing Surveys10.1145/344786754:4(1-39)Online publication date: 3-May-2021
https://dl.acm.org/doi/10.1145/3447867
Waller NNauman HTaylor DDel Carmen RDi J(2021)Character Reassignment for Hardware Trojan Detection2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS47672.2021.9531813(861-864)Online publication date: 9-Aug-2021
https://doi.org/10.1109/MWSCAS47672.2021.9531813
Show More Cited By

Index Terms

Tracking Data Flow at Gate-Level through Structural Checking
1. Security and privacy
  1. Security in hardware
    1. Hardware attacks and countermeasures
      1. Malicious design modifications

Recommendations

Hardware Information Flow Tracking

Information flow tracking (IFT) is a fundamental computer security technique used to understand how information moves through a computing system. Hardware IFT techniques specifically target security vulnerabilities related to the design, verification, ...
Gate-Level Information Flow Tracking for Security Lattices

High-assurance systems found in safety-critical infrastructures are facing steadily increasing cyber threats. These critical systems require rigorous guarantees in information flow security to prevent confidential information from leaking to an ...
Theorem proof based gate level information flow tracking for hardware security verification
Abstract
Digital hardware lies in the heart of systems deployed in finance, medical care, basic infrastructure and national defense systems. However, due to the lack of effective security verification tools, hardware designs may contain ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSI

May 2016

462 pages

ISBN:9781450342742

DOI:10.1145/2902961

General Chairs:
Ayse K. Coskun
Boston University, USA
,
Martin Margala
University of Massachusetts, Lowell, USA
,
Program Chairs:
Laleh Behjat
University of Calgary, Canada
,
Jie Han
University of Alberta, Canada

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA
IEEE CASS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 May 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Semiconductor Research Corporation

Conference

GLSVLSI '16

Sponsor:

SIGDA

GLSVLSI '16: Great Lakes Symposium on VLSI 2016

May 18 - 20, 2016

Massachusetts, Boston, USA

Acceptance Rates

GLSVLSI '16 Paper Acceptance Rate 50 of 197 submissions, 25%;

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Upcoming Conference

GLSVLSI '25

Sponsor:
sigda

Great Lakes Symposium on VLSI 2025

June 30 - July 2, 2025

New Orleans , LA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
139
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Nicholas GAklekar DThakar BSaqib F(2023)Secure Instruction and Data-Level Information Flow Tracking Model for RISC-VCryptography10.3390/cryptography70400587:4(58)Online publication date: 16-Nov-2023
https://doi.org/10.3390/cryptography7040058
Hu WArdeshiricham AKastner R(2021)Hardware Information Flow TrackingACM Computing Surveys10.1145/344786754:4(1-39)Online publication date: 3-May-2021
https://dl.acm.org/doi/10.1145/3447867
Waller NNauman HTaylor DDel Carmen RDi J(2021)Character Reassignment for Hardware Trojan Detection2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS47672.2021.9531813(861-864)Online publication date: 9-Aug-2021
https://doi.org/10.1109/MWSCAS47672.2021.9531813
Zagi LAziz B(2020)Privacy Attack On IoT: a Systematic Literature Review2020 International Conference on ICT for Smart Society (ICISS)10.1109/ICISS50791.2020.9307568(1-8)Online publication date: 19-Nov-2020
https://doi.org/10.1109/ICISS50791.2020.9307568
McGeehan BSmith FLe TNauman HDi J(2019)Hardware IP Classification through Weighted Characteristics2019 IEEE High Performance Extreme Computing Conference (HPEC)10.1109/HPEC.2019.8916225(1-6)Online publication date: Sep-2019
https://doi.org/10.1109/HPEC.2019.8916225
Shen HTan HLi HZhang FLi X(2018)LMDet: A “Naturalness” Statistical Method for Hardware Trojan DetectionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2017.278142326:4(720-732)Online publication date: Apr-2018
https://doi.org/10.1109/TVLSI.2017.2781423

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten