Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/2970276.2970293acmconferencesArticle/Chapter ViewAbstractPublication PagesaseConference Proceedingsconference-collections
short-paper

Verifying simulink stateflow model: timed automata approach

Published: 25 August 2016 Publication History

Abstract

Simulink Stateflow is widely used for the model-driven development of software. However, the increasing demand of rigorous verification for safety critical applications brings new challenge to the Simulink Stateflow because of the lack of formal semantics. In this paper, we present STU, a self-contained toolkit to bridge the Simulink Stateflow and a well-defined rigorous verification. The tool translates the Simulink Stateflow into the Uppaal timed automata for verification. Compared to existing work, more advanced and complex modeling features in Stateflow such as the event stack, conditional action and timer are supported. Then, with the strong verification power of Uppaal, we can not only find design defects that are missed by the Simulink Design Verifier, but also check more important temporal properties. The evaluation on artificial examples and real industrial applications demonstrates the effectiveness.

References

[1]
R. Alur. Timed automata. In Computer Aided Verification, pages 8–22. Springer, 1999.
[2]
A. Bouajjani, J. Esparza, and O. Maler. Reachability analysis of pushdown automata: Application to model-checking. In CONCUR’97: Concurrency Theory, pages 135–150. Springer, 1997.
[3]
P. Caspi and etc. From simulink to scade/lustre to tta: a layered approach for distributed embedded applications. In ACM Sigplan Notices, volume 38, pages 153–162. ACM, 2003.
[4]
C. Chen, J. Sun, Y. Liu, J. S. Dong, and M. Zheng. Formal modeling and validation of stateflow diagrams. International Journal on Software Tools for Technology Transfer, 14(6):653–671, 2012.
[5]
A. A. Gadkari, A. Yeolekar, J. Suresh, S. Ramesh, S. Mohalik, and K. Shashidhar. Automotgen: Automatic model oriented test generator for embedded control systems. In Computer Aided Verification, pages 204–208. Springer, 2008.
[6]
Y. Jiang and Y. Yang. From stateflow simulation to verified implementation: A verification approach and a real-time train controller design. In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 2016.
[7]
Y. Jiang and H. Zhang. Design and optimization of multi-clocked embedded systems using formal techniques. IEEE Transactions on Industrial Electronics, 62(2):1270–1278, 2015.
[8]
K. L. McMillan. The smv system. In Symbolic Model Checking, pages 61–85. Springer, 1993.
[9]
M. Pajic, Z. Jiang, I. Lee, O. Sokolsky, and R. Mangharam. Safety-critical medical device development using the upp2sf model translation tool. ACM Transactions on Embedded Computing Systems (TECS), 13(4s):127, 2014.
[10]
SimulinkDesignVerifier. http://www.mathworks.com.
[11]
B. Tester. Applied dynamics international.
[12]
I. The MathWorks. Stateflow user guide.
[13]
R. Wang and M. Gu. Formal modeling and synthesis of programmable logic controllers. Computers in Industry, 62(1):23–31, 2011.
[14]
H. Wernli, M. Paulat, M. Hagen, and C. Frei. Sal-a novel quality measure for the verification of quantitative precipitation forecasts. Monthly Weather Review, 136(11):4470–4487, 2008.
[15]
H. Zhang and H. Zhang. Design of mixed synchronous/asynchronous systems with multiple clocks. IEEE Transactions on Parallel and Distributed Systems, 26(8):2220–2232.

Cited By

View all
  • (2023)A Tool for Transforming SysML State Machine into Uppaal Automatically2023 IEEE International Conference on Systems, Man, and Cybernetics (SMC)10.1109/SMC53992.2023.10394302(2471-2476)Online publication date: 1-Oct-2023
  • (2023)stohMCharts: A Modeling Framework for Quantitative Performance Evaluation of Cyber-Physical-Social SystemsIEEE Access10.1109/ACCESS.2023.327267211(44660-44671)Online publication date: 2023
  • (2022)Bounded Invariant Checking for StateflowElectronic Proceedings in Theoretical Computer Science10.4204/EPTCS.371.3371(38-52)Online publication date: 27-Sep-2022
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ASE '16: Proceedings of the 31st IEEE/ACM International Conference on Automated Software Engineering
August 2016
899 pages
ISBN:9781450338455
DOI:10.1145/2970276
  • General Chair:
  • David Lo,
  • Program Chairs:
  • Sven Apel,
  • Sarfraz Khurshid
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 August 2016

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Simulink Stateflow
  2. Uppaal Timed Automaton
  3. Verification

Qualifiers

  • Short-paper

Conference

ASE'16
Sponsor:

Acceptance Rates

Overall Acceptance Rate 82 of 337 submissions, 24%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)14
  • Downloads (Last 6 weeks)2
Reflects downloads up to 23 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2023)A Tool for Transforming SysML State Machine into Uppaal Automatically2023 IEEE International Conference on Systems, Man, and Cybernetics (SMC)10.1109/SMC53992.2023.10394302(2471-2476)Online publication date: 1-Oct-2023
  • (2023)stohMCharts: A Modeling Framework for Quantitative Performance Evaluation of Cyber-Physical-Social SystemsIEEE Access10.1109/ACCESS.2023.327267211(44660-44671)Online publication date: 2023
  • (2022)Bounded Invariant Checking for StateflowElectronic Proceedings in Theoretical Computer Science10.4204/EPTCS.371.3371(38-52)Online publication date: 27-Sep-2022
  • (2022)MDD: A Unified Model-Driven Design Framework for Embedded Control SoftwareIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2021.313256441:10(3252-3265)Online publication date: 1-Oct-2022
  • (2022)Translating a large subset of stateflow to hybrid CSP with code optimizationJournal of Systems Architecture10.1016/j.sysarc.2022.102665130(102665)Online publication date: Sep-2022
  • (2022)Semantics-driven extraction of timed automata from Java programsEmpirical Software Engineering10.1007/s10664-019-09699-524:5(3114-3150)Online publication date: 10-Mar-2022
  • (2021)Translating a Large Subset of Stateflow to Hybrid CSP with Code OptimizationDependable Software Engineering. Theories, Tools, and Applications10.1007/978-3-030-91265-9_1(3-21)Online publication date: 25-Nov-2021
  • (2020)Modelling and Verification of Real-Time Publish and Subscribe Protocol Using Uppaal and Simulink/StateflowJournal of Computer Science and Technology10.1007/s11390-020-0537-835:6(1324-1342)Online publication date: 1-Nov-2020
  • (2020)On the Replicability of Experimental Tool Evaluations in Model-Based DevelopmentSystems Modelling and Management10.1007/978-3-030-58167-1_9(111-130)Online publication date: 17-Oct-2020
  • (2019)A Component-Based Hybrid Systems Verification and Implementation Tool in KeYmaera X (Tool Demonstration)Cyber Physical Systems. Model-Based Design10.1007/978-3-030-23703-5_5(91-110)Online publication date: 2-Jul-2019
  • Show More Cited By

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media