The Amount of Write-Once-Read-Many Data in an Operating System
Abstract
As a result of the rapid growth in popularity of portable digital devices in recent years, the power requirements for computer operating systems used in these devices have also rapidly increased as both their complexity and processing power have increased. Compared with systems based on DRAM as main memory, PCM (Phase change memory), a new memory technology, can significantly reduce power consumption because data stored in PCM does not disappear when the device is powered down.
This paper will first discuss several PCM-RAM-based hybrid systems. In these systems, the amount of read-only data influences the design of the hybrid structure. In the experiment section, it was found that almost 80% of data was semi-read-only.
References
[1]
M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology", in ISCA, 2009.
[2]
S.-w. Lo, W.-s. Tsai, J.-g. Lin, and G.-s. Cheng, "Swap-before-hibernate: a time efficient method to suspend an OS to a flash drive," ACM SAC 2010
[3]
Lin Wang Yi, "Response time optimization for hibernation based fast booting", pp. 1--28, 2013. unpublished
[4]
Chen Yuan, "Optimizing hibernation based fast booting by reorgniz hiberfile", 2013, unpublished
[5]
"Dynamic random-access memory" http://en.wikipedia.org/wiki/Dynamic_random-access_memory
[6]
Katelin Bailey Luis Ceze Steven D. Gribble Henry M. Levy University of Washington. "Operating system implications of fast, cheap, non-volatile memory", 2011.
[7]
Luiz Ramos. Rutgers University. Piscataway, NJ, Eugene Gorbatov, "Page Placement in Hybrid Memory Systems".
[8]
Hoda Aghaei Khouzani, Chengmo Yang and Jingtong Hu, "Improving Performance and Lifetime of DRAM-PCM Hybrid Main Memory through a Proactive",
[9]
Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, Jude A. Rivers. "Scalable high performance main memory system using phase-change memory technology." Proceedings of the 36th annual international symposium on Computer architecture
[10]
Youngwoo Park, Sung Kyu Park and Kyu Ho Park. "Linux kernel support to exploit phase change memory." Proceedings of the Linux Symposium, 2010.
[11]
YunSeung Shin "Non-volatile Memory Technologies for Beyond 2010" Symposium on VLSI Circuits, 2005.
[12]
Hyung Gyu Lee; Seungcheol Baek; Chrysostomos Nicopoulos; Jongman Kim "An Energy- and Performance-Aware DRAM Cache Architecture for Hybrid DRAM/PCM Main Memory Systems" IEEE 29th International Conference on Computer Design (ICCD), 2011
[13]
Chi-Hao Chen; Pi-Cheng Hsiu; Tei-Wei Kuo; Chia-Lin Yang; Cheng-Yuan Michael Wang "Age-Based PCM Wear Leveling with Nearly Zero Search Cost" Design Automation Conference (DAC), 2012.
[14]
Hoda Aghaei Khouzani; Chengmo Yang; Jingtong Hu "Improving Performance and Lifetime of DRAM-PCM Hybrid Main Memory through a Proactive" The 20th Asia and South Pacific Design Automation Conference.
Recommendations
A novel read decoupled 8T1M nvSRAM cell with improved read/write margin
AbstractIn this paper, a new memristor based read decoupled (RD) 8T1M non-volatile SRAM (nvSRAM) cell is introduced. It uses source switch transistor to improve the write performance of the proposed cell. This strategy effectively deals with the write ‘1’...
Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels
Phase Change Memory (PCM) is one of the most promising candidates to be used at the main memory level of the memory hierarchy due to poor scalability, considerable leakage power, and high cost/bit of DRAM. PCM is a new resistive memory that is capable ...
Making Write Less Blocking for Read Accesses in Phase Change Memory
MASCOTS '12: Proceedings of the 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication SystemsPhase-change Memory (PCM) is a promising alternative or complement to DRAM for its non-volatility, scalable bit density, and fast read performance. Nevertheless, PCM has two serious challenges including extraordinarily slow write speed and less-than-...
Comments
Information & Contributors
Information
Published In
October 2016
266 pages
ISBN:9781450344555
DOI:10.1145/2987386
Copyright © 2016 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- SIGAPP: ACM Special Interest Group on Applied Computing
- ACCT: Association of Convergent Computing Technology
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 11 October 2016
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
RACS '16
Sponsor:
- SIGAPP
- ACCT
RACS '16: International Conference on Research in Adaptive and Convergent Systems
October 11 - 14, 2016
Odense, Denmark
Acceptance Rates
RACS '16 Paper Acceptance Rate 40 of 161 submissions, 25%;
Overall Acceptance Rate 393 of 1,581 submissions, 25%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 64Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)2
Reflects downloads up to 23 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in