Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/300979.300981acmconferencesArticle/Chapter ViewAbstractPublication PagesiscaConference Proceedingsconference-collections
Article
Free access

Dynamic vectorization: a mechanism for exploiting far-flung ILP in ordinary programs

Published: 01 May 1999 Publication History
  • Get Citation Alerts
  • Abstract

    Several ILP limit studies indicate the presence of considerable ILP across dynamically far-apart instructions in program execution. This paper proposes a hardware mechanism, dynamic vectorization (DV), as a tool for quickly building up a large logical instruction window. Dynamic vectorization converts repetitive dynamic instruction sequences into vector form, enabling the processing of instructions from beyond the corresponding program loop to be overlapped with the loop. This enables vector-like execution of programs with relatively complex static control flow that may not be amenable to static, compile time vectorization. Experimental evaluation shows that a large fraction of the dynamic instructions of four of the six SPECInt92 programs can be captured in vector form. Three of these programs exhibit significant potential for ILP improvements from dynamic vectorization, with speedups of more than a factor of 2 in a scenario of realistic branch prediction and perfect memory disambiguation. Under perfect branch prediction conditions, a fourth program also shows well over a factor of 2 speedup from DV. The speedups are due to the overlap of post-loop processing with loop processing.

    References

    [1]
    George Z. Chrysos and JoeI S. Emer, "Memory Dependence Prediction using Store Sets," in Proc. 25th International Symposium on Computer Architecture, Barcelona, Spain, June 1998.
    [2]
    M. Franklin, "The Multiscalar Architecture," Ph.D. Thesis, University of Wisconsin-Madison, 1993.
    [3]
    M.S. Lam and R. P. Wilson, "Limits of Control Flow on Parallelism," Proc. International Symposium on Computer Architecture, May 1992.
    [4]
    Tulika Mitra, "Performance Evaluation of Improved Superscalar Issue Mechanisms," M.E. Project Report, January 1997.
    [5]
    A. Moshovos, S. E. Breach, T. N. Vijayakumar, and G. S. Sohi, "Dynamic Speculation and Synchronization of Data Dependences," in Proc. 24th International Symposium on Computer Architecture, Denver, CO, June 1997.
    [6]
    S. Palacharla, N. P. Jouppi, and J. E. Smith, "Complexity-Effective Superscalar Processors," Proc. International Symposium on Computer Architecture, pp. 206-218, Jun. ! 997.
    [7]
    Matthew A. Postiff, David Greene, Gary Tyson, and Trevor Mudge, "The Limits of Instruction Level Parallelism in SPEC95 Applications," in INTERACT.3: The Third Workshop on Interaction Between Compilers and Computer Architectures, San Jose, CA, October 1998.
    [8]
    E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. E. Smith, "Trace Processors " in 30th lnt'l Symposium on Microarchitecture, North Carolina, Dec. 1997.
    [9]
    R. M. Russel, "The Cray-I Computer System," Commun&ations of The ACM, vol. 21, pp. 63-72, Jan. 1978.
    [10]
    J.E. Smith, "Decoupled Access/Execute Architectures," A CM Transactions on Computer Systems, Nov. 1984.
    [11]
    G. S. Sohi, S. E. Breach, and T. N. Vijaykumar, "Multiscalar processors," Proc. 22nd International Symposium on Computer Architecture, pp. 414-425, June 1995.
    [12]
    A. K. Uht, "Concurrency Extraction via Hardware Methods Executing the Static Instruction Stream," IEEE Transactions on Computers, vol. 41, July 1992.
    [13]
    Sriram Vajapeyam and Tulika Mitra, "Improving SuperscaIar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences," in 24th Annual Int'l Symposium on Computer Architecture, Denver, CO, June 1997.
    [14]
    H.C. Young and J. R. Goodman, "The Design of a Queue-Based Vector Supercomputer," Int'i Conf. on Parallel Processing, 1986.

    Cited By

    View all
    • (2016)Assisting Static Compiler Vectorization with a Speculative Dynamic Vectorizer in an HW/SW Codesigned EnvironmentACM Transactions on Computer Systems10.1145/280769433:4(1-33)Online publication date: 4-Jan-2016
    • (2015)Efficient execution of memory access phases using dataflow specializationACM SIGARCH Computer Architecture News10.1145/2872887.275039043:3S(118-130)Online publication date: 13-Jun-2015
    • (2015)Efficient execution of memory access phases using dataflow specializationProceedings of the 42nd Annual International Symposium on Computer Architecture10.1145/2749469.2750390(118-130)Online publication date: 13-Jun-2015
    • Show More Cited By

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ISCA '99: Proceedings of the 26th annual international symposium on Computer architecture
    May 1999
    317 pages
    ISBN:0769501702
    • cover image ACM SIGARCH Computer Architecture News
      ACM SIGARCH Computer Architecture News  Volume 27, Issue 2
      Special Issue: Proceedings of the 26th annual international symposium on Computer architecture (ISCA '99)
      May 1999
      298 pages
      ISSN:0163-5964
      DOI:10.1145/307338
      Issue’s Table of Contents

    Sponsors

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 01 May 1999

    Permissions

    Request permissions for this article.

    Check for updates

    Qualifiers

    • Article

    Conference

    ISCA99
    Sponsor:

    Acceptance Rates

    ISCA '99 Paper Acceptance Rate 26 of 135 submissions, 19%;
    Overall Acceptance Rate 543 of 3,203 submissions, 17%

    Upcoming Conference

    ISCA '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)57
    • Downloads (Last 6 weeks)11
    Reflects downloads up to 28 Jul 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2016)Assisting Static Compiler Vectorization with a Speculative Dynamic Vectorizer in an HW/SW Codesigned EnvironmentACM Transactions on Computer Systems10.1145/280769433:4(1-33)Online publication date: 4-Jan-2016
    • (2015)Efficient execution of memory access phases using dataflow specializationACM SIGARCH Computer Architecture News10.1145/2872887.275039043:3S(118-130)Online publication date: 13-Jun-2015
    • (2015)Efficient execution of memory access phases using dataflow specializationProceedings of the 42nd Annual International Symposium on Computer Architecture10.1145/2749469.2750390(118-130)Online publication date: 13-Jun-2015
    • (2009)On the exploitation of loop-level parallelism in embedded applicationsACM Transactions on Embedded Computing Systems10.1145/1457255.14572578:2(1-34)Online publication date: 9-Feb-2009
    • (2008)LPAProceedings of the 3rd international conference on High performance embedded architectures and compilers10.5555/1786054.1786080(273-287)Online publication date: 27-Jan-2008
    • (2008)Thread fusionProceedings of the 2008 international symposium on Low Power Electronics & Design10.1145/1393921.1394018(363-368)Online publication date: 11-Aug-2008
    • (2006)Challenges in exploitation of loop parallelism in embedded applicationsProceedings of the 4th international conference on Hardware/software codesign and system synthesis10.1145/1176254.1176298(173-180)Online publication date: 22-Oct-2006
    • (2006)Power-efficient instruction delivery through trace reuseProceedings of the 15th international conference on Parallel architectures and compilation techniques10.1145/1152154.1152185(192-201)Online publication date: 16-Sep-2006
    • (2005)Control-Flow Independence Reuse via Dynamic VectorizationProceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 0110.1109/IPDPS.2005.154Online publication date: 4-Apr-2005
    • (2002)Speculative dynamic vectorizationProceedings of the 29th annual international symposium on Computer architecture10.5555/545215.545246(271-280)Online publication date: 25-May-2002
    • Show More Cited By

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Get Access

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media